- 您现在的位置：买卖IC网 > PDF目录11659 > AD9923ABBCZRL (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF资料下载
参数资料
| 型号： | AD9923ABBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 64/84页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 20mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
AD9923A
Rev. A | Page 67 of 84
UPDATING NEW REGISTER VALUES
The AD9923A internal registers are updated at different times,
depending on the particular register. Table 45 summarizes the
four types of register updates. The register listing (Table 46
through Table 58) also contain a column with update type to
identify when each register is updated:
SCK Updated
—Some registers are updated when the 28th
data bit (D27) is written. These registers are used for
functions, such as power-up and reset, that do not require
gating with the next VD boundary.
VD Updated
—Many of the registers are updated at the
next VD falling edge. By updating these values at the next
VD edge, the current field is not corrupted, and the new
register values are applied to the next field. The VD update
can be further delayed, past the VD falling edge, by using
the UPDATE register (Address 0x18). This delays the
VD-updated register updates to any desired HD line in the
field. Note that the field registers are not affected by the
UPDATE register.
SG Updated
—A few shutter registers are updated at the
HD falling edge at the end of an SG active line. These
registers control the SUBCK signal; therefore, the SUBCK
output is not updated until the SG line is complete.
SCP Updated
—All V-pattern and V-sequence registers are
updated at the next SCP where they are used. For example,
in Figure 88, this field has selected Region 1 to use V-
Sequence 3 for the vertical outputs; therefore, a write to a
V-Sequence 3 or V-pattern group register, which is
referenced by V-Sequence 3, is updated at SCP 1. If there
are multiple writes to the same register, only the last one
before SCP1 is updated. Likewise, a register write to a
V-Sequence 5 register is updated at SCP 2, and a register
write to a V-Sequence 8 register is updated at SCP 3.
Table 45. Register Update Locations
Update
Type
Description
SCK
Register is immediately updated when the 28th data
bit (D27) is written.
VD
Register is updated at the VD falling edge. VD
updated registers can be delayed further by using the
UPDATE register at Address 0x18. Field registers are
not affected by the UPDATE register.
SG
Register is updated at the HD falling edge at the end
of the SG active line.
SCP
Register is updated at the next SCP when the register
is used.
VD
REGION 0
HD
SCP 1
SCP 2
SCP 3
REGION 1
REGION 2
REGION 3
VSG
SGLINE
SCP 0
SERIAL
WRITE
SCK
UPDATED
SCP 0
VD
UPDATED
SG
UPDATED
SCP
UPDATED
V1A TO V10
USE VSEQ2
USE VSEQ3
USE VSEQ5
USE VSEQ8
05
58
6-
08
5
Figure 88. Register Update Locations (See Table 45 for Definitions)
相关PDF资料 |
PDF描述 |
|---|---|
| 1-413589-1 | CONN PLUG BNC JIS 3C-2V CRIMP AU |
| 8-5227079-1 | CONN PLUG BNC CRIMP DUAL |
| 2081204-1 | CONN JACK SMA BULKHEAD RG402 |
| MS3102R36-18S | CONN RCPT 31POS BOX MNT W/SCKT |
| AD8497CRMZ-R7 | IC THERMOCOUPLE A W/COMP 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9925 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator |
发布紧急采购，3分钟左右您将得到回复。