参数资料
型号: AD9923ABBCZRL
厂商: Analog Devices Inc
文件页数: 8/84页
文件大小: 0K
描述: IC PROCESSOR CCD 12BIT 105CSPBGA
标准包装: 2,000
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 20mA
安装类型: 表面贴装
封装/外壳: 105-LFBGA,CSPBGA
供应商设备封装: 105-CSPBGA(8x8)
包装: 带卷 (TR)
AD9923A
Rev. A | Page 16 of 84
Table 11. Precision Timing Edge Locations
Quadrant
Edge Location (Decimal)
Register Value (Decimal)
Register Value (Binary)
I
0 to 11
000000 to 001011
II
12 to 23
16 to 27
010000 to 011011
III
24 to 35
32 to 43
100000 to 101011
IV
36 to 47
48 to 59
110000 to 111011
P[0]
P[48] = P[0]
P[12]
P[24]
P[36]
1 PIXEL
PERIOD
CLI
tCLIDLY
POSITION
NOTES
1. THE PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCK.
2. THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITION (tCLIDLY = 6ns TYP).
05
58
6-
01
6
Figure 17. High Speed Clock Resolution from CLI Master Clock Input
H1
H2
CCD
SIGNAL
RG
PROGRAMMABLE CLOCK POSITIONS:
1RG RISING EDGE.
2RG FALLING EDGE.
3SHP SAMPLE LOCATION.
4SHD SAMPLE LOCATION.
5HL RISING EDGE POSITION.
6HL FALLING EDGE POSITION.
7H1 RISING EDGE POSITION.
8H1 FALLING EDGE POSITION (H2 IS INVERSE OF H1).
9H3 RISING EDGE POSITION.
10H3 FALLING EDGE POSITION (H4 IS INVERSE OF H3).
H3
H4
3
4
12
78
HL
56
910
05
58
6-
0
17
Figure 18. High Speed Clock Programmable Locations
相关PDF资料
PDF描述
1-413589-1 CONN PLUG BNC JIS 3C-2V CRIMP AU
8-5227079-1 CONN PLUG BNC CRIMP DUAL
2081204-1 CONN JACK SMA BULKHEAD RG402
MS3102R36-18S CONN RCPT 31POS BOX MNT W/SCKT
AD8497CRMZ-R7 IC THERMOCOUPLE A W/COMP 8MSOP
相关代理商/技术参数
参数描述
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9925 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator