参数资料
型号: AD9923ABBCZRL
厂商: Analog Devices Inc
文件页数: 9/84页
文件大小: 0K
描述: IC PROCESSOR CCD 12BIT 105CSPBGA
标准包装: 2,000
类型: CCD 信号处理器,12 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 20mA
安装类型: 表面贴装
封装/外壳: 105-LFBGA,CSPBGA
供应商设备封装: 105-CSPBGA(8x8)
包装: 带卷 (TR)
AD9923A
Rev. A | Page 17 of 84
HL/H1/H3
H2/H4
RG
NOTES
1. USING THE SAME TOGGLE POSITIONS FOR H1 AND H3 GENERATES STANDARD 2-PHASE H-CLOCKING.
CCD
SIGNAL
05
58
6-
01
8
Figure 19. 2-Phase H-Clock Operation
P[0]
PIXEL
PERIOD
RG
HL/H1/H3
P[48] = P[0]
CCD
SIGNAL
P[24]
P[12]
P[36]
NOTES
1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 48 POSITIONS WITHIN ONE PIXEL PERIOD.
2. DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN.
POSITION
H2/H4
RGr[0]
RGf[12]
Hr[0]
Hf[24]
SHP[24]
tS1
SHD[48]
0
55
86
-0
19
Figure 20. High Speed Timing Default Locations
NOTES
1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN 1 CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 48 DIFFERENT LOCATIONS.
3. OUTPUT DELAY (
tOD) FROM DCLK RISING EDGE TO DOUT RISING EDGE IS PROGRAMMABLE.
P[0]
P[48] = P[0]
PIXEL
PERIOD
P[12]
P[24]
P[36]
DOUT
DCLK
tOD
05
58
6-
0
20
Figure 21. Digital Output Phase Adjustment
相关PDF资料
PDF描述
1-413589-1 CONN PLUG BNC JIS 3C-2V CRIMP AU
8-5227079-1 CONN PLUG BNC CRIMP DUAL
2081204-1 CONN JACK SMA BULKHEAD RG402
MS3102R36-18S CONN RCPT 31POS BOX MNT W/SCKT
AD8497CRMZ-R7 IC THERMOCOUPLE A W/COMP 8MSOP
相关代理商/技术参数
参数描述
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9925 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator