- 您现在的位置：买卖IC网 > PDF目录378276 > ADAV801ASTZ-REEL (ANALOG DEVICES INC) Audio Codec for Recordable DVD PDF资料下载
参数资料
| 型号： | ADAV801ASTZ-REEL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 消费家电 |
| 英文描述： | Audio Codec for Recordable DVD |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO64 |
| 封装： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件页数： | 31/56页 |
| 文件大小： | 1405K |
| 代理商： | ADAV801ASTZ-REEL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
ADAV801
Table 17. SRC and Clock Control Registe
ADDRESS = 0000000 (0x00)
SRCDIV1–0
CLK2DIV1–0
CLK1DIV1–0
MCLKSEL1–0
Table 18. SPDIF Loop
ADDRESS = 0000011 (0x03)
TxMUX
Rev. 0 | Page 31 of 56
r
IV0
IV1
DIV1
SRCD
7
SRCD
6
CLK2
5
CLK2DIV0
4
CLK1DIV1
3
CLK1DIV0
2
MCLKSEL1
1
MCLKSEL0
0
Divides the SRC master clock.
00 = SRC master clock is not divided.
01 = SRC master clock is di
10 = SRC master clock
11= SRC master clock
Clock divider for Internal Clock 2 (ICLK2).
00 = Divide by 1.
01 = Divid
10 = Divide by 2.
11 = Divide by 3.
Clock divider for Internal Clo
00 = Divide by 1.
vided by 1.5.
is divided by 2.
is divided by 3.
e by 1.5.
ck 1 (ICLK1).
01 = Divide by 1.5.
10 = Divide by 2.
11 = Divide by 3.
Clock
00
01 = Int
10 = PLL recovered clock (512 × f
S
).
11 = PLL recovered clock (25
selection
= Internal C
ernal Clock 2.
e SRC m
k 1.
loc
6 × f
S
).
for th
aster clock.
RES
5
RES
4
RES
3
RES
2
RES
1
TxMUX
0
back Control Register
RES
7
RES
6
Selects the source for SPDIF output (DITOUT).
0 = SPDIF transmitter, normal mode.
1 = DIRIN, loopback mode.
Table 19. Playback Port Control Register
ADDRESS = 0000100 (0x04)
CLKSRC1–0
SPMODE2–0
CLKSRC0
3
SPMODE2
2
SPMODE1
1
SPMODE0
0
RES
7
RES
6
RES
5
CLKSRC1
4
Selects the clock source for generating the ILRCLK and IBCLK.
00 = Input port is a slave.
01 = Recovered PLL clock.
10 = Internal Clock 1.
11 = Internal Clock 2.
Selects the serial format of the playback port.
000 = Left-justified.
001 = I
2
S.
100 = 24-bit, right-justified.
101 = 20-bit, right-justified.
110 = 18-bit, right-justified.
111 = 16-bit, right-justified.
相关PDF资料 |
PDF描述 |
|---|---|
| ADC0800PCD | ADC0800 8-Bit A/D Converter |
| ADC0800PD | ADC0800 8-Bit A/D Converter |
| ADC0800 | ECONOLINE: REC3-S_DRW(Z)/H* - 3W DIP Package- 1kVDC Isolation- Wide Input 2:1 & 4:1- Regulated Output- 100% Burned In- UL94V-0 Package Material- Continuous Short Circiut Protection- Efficiency to 80% |
| ADC08031 | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, <BR> Voltage Reference, and Track/Hold Function |
| ADC08031CIN | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, <BR> Voltage Reference, and Track/Hold Function |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAV802AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV802ASTZ | 制造商:Analog Devices 功能描述: |
| ADAV803 | 制造商:AD 制造商全称:Analog Devices 功能描述:Audio Codec for Recordable DVD |
| ADAV803AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV803ASTZ | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。