- 您现在的位置：买卖IC网 > PDF目录10950 > ADAV801ASTZ (Analog Devices Inc)IC CODEC AUDIO R-DVD 3.3V 64LQFP PDF资料下载
参数资料
| 型号： | ADAV801ASTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/60页 |
| 文件大小： | 0K |
| 描述： | IC CODEC AUDIO R-DVD 3.3V 64LQFP |
| 标准包装： | 1 |
| 类型： | 音频编解码器 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 无 |
| 动态范围，标准 ADC / DAC (db)： | 102 / 101 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 配用： | EVAL-ADAV801EBZ-ND - BOARD EVALUATION FOR ADAV801 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
ADAV801
Rev. A | Page 36 of 60
Receiver Buffer Configuration—Address 0001011 (0x0B)
Table 35. Receiver Buffer Configuration Register Bit Map
7
6
5
4
3
2
1
0
Reserved
RxBCONF5
RxBCONF4
RxBCONF3
RxBCONF2
RxBCONF1
RxBCONF0
Table 36. Receiver Buffer Configuration Register Bit Descriptions
Bit Name
Description
RxBCONF5
If the user bits are formatted according to the IEC60958-3 standard and the DAT category is detected, the user bit
interrupt is enabled only when there is a change in the start (ID) bit.
0 = User bit interrupt is enabled in normal mode.
1 = If the DAT category is detected, the user bit interrupt is enabled only if there is a change in the start (ID) bit.
RxBCONF4
This bit determines whether Channel A and Channel B user bits are stored in the buffer together or separated
between A and B.
0 = User bits are stored together.
1 = User bits are stored separately.
RxBCONF3
Defines the function of RxCSBINT.
0 = RxCSBINT are set when a new block of receiver channel status is read, which is 192 audio frames.
1 = RxCSBINT is set only if the first five bytes of the receiver channel status block changes from the previous
channel status block.
RxBCONF[2:1]
Defines the user bit buffer.
00 = User bits are ignored.
01 = Updates the second user bit buffer when the first user bit buffer is full.
10 = Formats the received user bits according to Byte 1, Bit 4 to Bit 7, of the channel status, if the PRO bit is set. If
the PRO bit is not set, formats the user bits according to the IEC60958-3 standard.
11 = Reserved.
RxBCONF0
Defines the user bit buffer size, if RxBCONF[2:1] = 01.
0 = 384 bits with Preamble Z as the start of the buffer.
1 = 768 bits with Preamble Z as the start of the buffer.
Transmitter Control—Address 0001100 (0x0C)
Table 37. Transmitter Control Register Bit Map
7
6
5
4
3
2
1
0
Reserved
TxVALIDITY
TxRATIO2
TxRATIO1
TxRATIO0
TxCLKSEL1
TxCLKSEL0
TxENABLE
Table 38. Transmitter Control Register Bit Descriptions
Bit Name
Description
TxVALIDITY
This bit is used to set or clear the VALIDITY bit in the AES3/S/PDIF transmit stream.
0 = Audio is suitable for digital-to-analog conversion.
1 = Audio is not suitable for digital-to-analog conversion.
TxRATIO[2:0]
Determines the AES3/S/PDIF transmitter to AES3/S/PDIF receiver ratio.
000 = Transmitter to receiver ratio is 1:1.
001 = Transmitter to receiver ratio is 1:2.
010 = Transmitter to receiver ratio is 1:4.
101 = Transmitter to receiver ratio is 2:1.
110 = Transmitter to receiver ratio is 4:1.
TxCLKSEL[1:0]
Selects the clock source for the AES3/S/PDIF transmitter.
00 = Internal Clock 1 is the clock source for the transmitter.
01 = Internal Clock 2 is the clock source for the transmitter.
10 = Recovered PLL clock is the clock source for the transmitter.
11 = Reserved.
TxENABLE
Enables the AES3/S/PDIF transmitter.
0 = AES3/S/PDIF transmitter is disabled.
1 = AES3/S/PDIF transmitter is enabled.
相关PDF资料 |
PDF描述 |
|---|---|
| MCIMX27LVOP4AR2 | IC LOW END I.MX27 404-MAPBGA |
| AD1938YSTZ | IC CODEC 24BIT 4ADC/8DAC 48LQFP |
| MC56F8335MFGE | IC DIGITAL SIGNAL CTLR 128-LQFP |
| MC9S12XHZ512CAG | IC MCU 16BIT 512 FLASH 144-LQFP |
| MC9S12C96MPBE | IC MCU 96K FLASH 4K RAM 52-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAV801ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADAV802AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV802ASTZ | 制造商:Analog Devices 功能描述: |
| ADAV803 | 制造商:AD 制造商全称:Analog Devices 功能描述:Audio Codec for Recordable DVD |
| ADAV803AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
发布紧急采购，3分钟左右您将得到回复。