- 您现在的位置：买卖IC网 > PDF目录22107 > ADM1075-2ACPZ (Analog Devices Inc)IC HOT SWAP CTRLR -48V 28LFCSP PDF资料下载
参数资料
| 型号： | ADM1075-2ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/52页 |
| 文件大小： | 0K |
| 描述： | IC HOT SWAP CTRLR -48V 28LFCSP |
| 标准包装： | 1 |
| 类型： | 热交换控制器 |
| 应用： | -48V 远程电力系统，高可用性，电信/数据通信系统 |
| 内部开关： | 无 |
| 电流限制： | 可调 |
| 电源电压： | -35 V ~ -80 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 28-LFCSP-WQ（5x5） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Data Sheet
the PLIM pin, the relationship of V DS to V PLIM can be controlled.
1000
ADM1075
The foldback voltage, V FLB , is the input to the current limit
reference selector block and is defined as
V FLB = 0.1/ V PLIM
The resistor divider should be designed to generate a V FLB
voltage equal to I SET when the V DS of the FET (and thus V PLIM )
100
10
1μs
10μs
100μs
1ms
rises above the desired power level. If I SET = 1 V, V PLIM needs to
be 0.1 V at the point where constant power takes over (V FLB =
I SET ). For example, to generate a 200 W constant power limit at
10 A current limit, the maximum V DS is required to be 20 V at
1
MAX 200W
POWER
DISSIPATION
20V × 10A = 200W
10ms
DC
the current limit. Therefore, the resistor divider must be 200:1
to generate a 0.1 V PLIM voltage at V DS = 20 V. As V PLIM
continues to increase, the current limit reference follows V FLB
because it is now the lowest voltage input to the current limit
reference selector block. This results in a reduction of the
0.1
0.1
1
60V × 3.33A = 200W
10
V DS (V)
Figure 49. FET SOA
100
1000
current limit, and, therefore, the regulated load current. To
prevent complete current flow restriction, a clamp becomes
active when the current limit reference reaches 100 mV. The
current limit cannot drop below this level. This 200 W constant
CURRENT LIMIT ADJUSTING
GATE
power example is illustrated in terms of FET SOA and real
When V FLB has control of the current limit reference, the
regulation current through the FET is
I D = V FLB /( Gain × R SENSE )
where I D is the external FET drain current, and Gain is the sense
3,4
I IN
VIN
V DS
200W CONSTANT POWER
amplifier gain.
I D = 0.1/( V PLIM × Gain × R SENSE )
I D = 0.1/( V DS × D × Gain × R SENSE )
where D is the resistor divider factor on PLIM.
Therefore, the FET power is calculated as
P FET = I D × V DS = 0.1/( D × Gain × R SENSE )
Because P FET does not have any dependency on V DS , it remains
constant. Therefore, the FET power for a given system can be
set by adjusting the divider (D) driving the PLIM pin.
The limits to the constant power system are when V FLB > I SET (or
1 V if V ISET > V ISETRSTH ) or when V FLB < 100 mV (100 mV max
clamp on V CLREF ). With an I SET voltage of 1 V, this gives a 10:1
foldback current range.
1,2
M1
Figure 50. 200 W Constant Power Scope Plot, CH1 = VIN; CH2 = V DS ;
CH3 = GATE; CH4 = System Current; M1 = FET Power
TIMER
The TIMER pin handles several timing functions with an
external capacitor, C TIMER . There are two comparator thresholds:
V TIMERH (1.0 V) and V TIMERL (0.05 V). The four timing current
sources are a 3 μA pull-up, a 60 μA pull-up, a 2 μA pull-down,
and a 100 μA pull-down.
These current and voltage levels, together with the value of
C TIMER chosen by the user, determine the initial timing cycle
time, the fault current limit time, and the hot swap retry duty
cycle. The TIMER capacitor value is determined using the
following equation:
C TIMER = ( t ON × 60 μA)/ V TIMERH
where t ON is the time that the FET is allowed to spend in
regulation. The choice of C TIMER is based on matching this time
with the SOA requirements of the FET. Foldback can be used
here to simplify selection.
When V IN is connected to the backplane supply, the internal
supply of the ADM1075 must be charged up. A very short time
later when the internal supply is fully up and above the undervolt-
age lockout voltage (UVLO), the device comes out of reset.
During this first short reset period, the GATE and TIMER pins
are both held low. The ADM1075 then goes through an initial
Rev. C | Page 23 of 52
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23B-EV-F3 | CONVERTER MOD DC/DC 95V 150W |
| TAP104M035DCS | CAP TANT 0.1UF 35V 20% RADIAL |
| TOP246FN | IC OFFLINE SWIT UVLO HV TO262 |
| ADM1275-1ACPZ | IC HOT SWAP CTRL PMBUS 20LFCSP |
| VI-23B-EV-F2 | CONVERTER MOD DC/DC 95V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1075-2ACPZ-RL7 | 功能描述:IC HOT SWAP CTRLR -48V 28LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| ADM1075-2ARUZ | 功能描述:IC CTRLR HOTSWAP -48V 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| ADM1075-2ARUZ-RL7 | 功能描述:IC HOTSWAP CTRLR -48V 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| ADM1085 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simple Sequencers in 6-Lead SC70 |
| ADM1085AKS-REEL7 | 制造商:Rochester Electronics LLC 功能描述:SIMPLE SEQUENCER OPEN DRAIN EN IC - Tape and Reel 制造商:Analog Devices 功能描述:IC VOLTAGE SEQUENCER |
发布紧急采购，3分钟左右您将得到回复。