- 您现在的位置：买卖IC网 > PDF目录22107 > ADM1075-2ACPZ (Analog Devices Inc)IC HOT SWAP CTRLR -48V 28LFCSP PDF资料下载
参数资料
| 型号： | ADM1075-2ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/52页 |
| 文件大小： | 0K |
| 描述： | IC HOT SWAP CTRLR -48V 28LFCSP |
| 标准包装： | 1 |
| 类型： | 热交换控制器 |
| 应用： | -48V 远程电力系统，高可用性，电信/数据通信系统 |
| 内部开关： | 无 |
| 电流限制： | 可调 |
| 电源电压： | -35 V ~ -80 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 28-LFCSP-WQ（5x5） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
V TIMERH × C TIMER ( V TIMERH / V TIMERL ) × C TIMER
t INITIAL = +
ADM1075
timing cycle. The TIMER pin is pulled up with 3 μA. When the
TIMER reaches the V TIMERH threshold (1.0 V), the first portion
of the initial cycle is complete. The 100 μA current source then
pulls down the TIMER pin until it reaches V TIMERL (0.05 V). The
initial cycle duration is related to C TIMER by the following equation:
3 μA 100 μA
For example, a 470 nF capacitor results in a power-up delay of
approximately 160 ms. Provided the UV and OV detectors are
inactive when the initial timing cycle terminates, the device is
ready to start a hot swap operation.
When the voltage across the sense resistor reaches the circuit
breaker trip voltage, V CB , the 60 μA timer pull-up current is
activated, and the gate begins to regulate the current at the current
Data Sheet
advantage of setting very low inrush currents where required by
combination of large output capacitance and FET SOA limitations.
The object of such a design is to allow a linear monotonic
power-up event without the restrictions of the system fault
timer. To achieve this, a power-up ramp is set so that the inrush
is low enough not to reach the circuit breaker current limit, or
constant power current limit. This allows power-up to continue
without the timer running. When using this method, take
separate care to ensure the power in the MOSFET during this
event meets the SOA requirements. The components labeled
R GD , C GD and C G on the gate pin in Figure 51 show the required
extra components.
0V
C LOAD
PLIM
limit. This initiates a ramp-up on the TIMER pin. If the sense
voltage falls below this circuit breaker trip voltage before the
TIMER pin reaches V TIMERH (1.0 V), the 60 μA pull-up is
disabled, and the 2 μA pull-down is enabled.
The circuit breaker trip voltage is not the same as the hot swap
sense voltage current limit. There is a small circuit breaker
offset, V CBOS , which means that the timer actually starts a short
–48V
VIN
ADM1075
GATE
VEE
R PLIM2
C G
R PLIM1
R GD
1 0?
R SENSE
C GD
D
S
time before the current reaches the defined current limit.
However, if the overcurrent condition is continuous and the
sense voltage remains above the circuit breaker trip voltage, the
60 μA pull-up remains active and the FET remains in regulation.
This allows the TIMER pin to reach V TIMERH and initiate the
GATE shutdown. The LATCH pin is pulled low immediately.
In latch-off mode, the TIMER pin is switched to t he 2 μA pull-
down when it reaches the V TIMERH threshold. The LATCH pin
remains low. While the TIMER pin is being pulled down, the
hot swap controller is kept off and cannot be turned back on.
When the voltage on the TIMER pin goes below the V TIMERL
threshold, the hot swap controller can be reenabled by toggling
the UVx pin or by using the PMBus OPERATION command to
toggle the ON bit from on to off and then on again.
SETTING A LINEAR OUTPUT VOLTAGE RAMP AT
POWER-UP
The ADM1075 standard method of operation is to control a constant
power in the MOSFET during power-up into the load. This can
result in non-linear output voltage ramps and often requires
many retry attempts to charge larger load capacitances, due to
MOSFET SOA limitations. However, there is a way to configure
a single linear voltage ramp on the output which allows a constant
inrush current to be maintained. For a typical power-up using
constant power, as the output voltage increases in magnitude,
the controlled current also increases to maintain a constant power
in the pass MOSFET. This can be a challenge for maintaining
MOSFET SOA, where higher drain currents limit energy transfer
Figure 51. Required Extra Components
To ensure the inrush current does not approach or exceed the
active current limit level, the output voltage ramp can be set by
selecting the appropriate value for C GD as follows:
C GD = ( I GATEUP / I INRUSH ) × C LOAD
where I GATEUP is the gate pull-up current specified.
Add margin and tolerance as necessary to ensure a robust
design. Subtract any parasitic C GD of the MOSFETS from the
total to determine the additional external capacitance required.
The power-up ramp time can now be approximated by:
t RAMP = (V IN × C LOAD )/I INRUSH
Check the SOA of the MOSFET for conditions and the duration
of this power-up ramp.
R GD and C G are used to limit the impact of sudden transients on
the MOSFET Drain pin being coupled to the GATE pin through
C GD . R G is chosen such that I GATEUP has minimal voltage drop
impact. Typical values would be 1 K. As a rule, C G is recommended
to be about 10× the value of C GD , to a maximum of 470 nF. C G
must be minimized and must not exceed 470 nF to avoid slowing
down gate shutdown in response to severe overcurrent events.
This capacitance results in slowing down the gate ramp through
V TH and therefore the trans-conductance current ramp. This
delay must also be considered when checking SOA during
power-up into a fault. When using this method, always remove
the SS cap, and TIMER can be minimized to provide a simple
fault filtering solution.
more than lower currents. However, if the output voltage is
programmed to result in a linear ramp, the inrush into the load
capacitance remains somewhat constant. This can have the
Rev. C | Page 24 of 52
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23B-EV-F3 | CONVERTER MOD DC/DC 95V 150W |
| TAP104M035DCS | CAP TANT 0.1UF 35V 20% RADIAL |
| TOP246FN | IC OFFLINE SWIT UVLO HV TO262 |
| ADM1275-1ACPZ | IC HOT SWAP CTRL PMBUS 20LFCSP |
| VI-23B-EV-F2 | CONVERTER MOD DC/DC 95V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1075-2ACPZ-RL7 | 功能描述:IC HOT SWAP CTRLR -48V 28LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| ADM1075-2ARUZ | 功能描述:IC CTRLR HOTSWAP -48V 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| ADM1075-2ARUZ-RL7 | 功能描述:IC HOTSWAP CTRLR -48V 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| ADM1085 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simple Sequencers in 6-Lead SC70 |
| ADM1085AKS-REEL7 | 制造商:Rochester Electronics LLC 功能描述:SIMPLE SEQUENCER OPEN DRAIN EN IC - Tape and Reel 制造商:Analog Devices 功能描述:IC VOLTAGE SEQUENCER |
发布紧急采购，3分钟左右您将得到回复。