- 您现在的位置：买卖IC网 > PDF目录294845 > ADMCF328BR (ANALOG DEVICES INC) 0-BIT, 10 MHz, OTHER DSP, PDSO28 PDF资料下载
参数资料
| 型号： | ADMCF328BR |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 10 MHz, OTHER DSP, PDSO28 |
| 封装： | SOIC-28 |
| 文件页数： | 36/36页 |
| 文件大小： | 993K |
| 代理商： | ADMCF328BR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页
ADMCF328
–9–
REV. A
Serial Port
The ADMCF328 incorporates a complete synchronous serial port
(SPORT1) for serial communication and multiprocessor com-
munication. The following is a brief list of capabilities of the
ADMCF328 SPORT1. Refer to the ADSP-2100 Family User’s
Manual, Third Edition, for further details.
SPORT1 is bidirectional and has a separate, double-buffered
transmit and receive section.
SPORT1 can use an external serial clock or generate its own
serial clock internally.
SPORT1 has independent framing for the receive and trans-
mit sections. Sections run in a frameless mode or with frame
synchronization signals internally or externally generated.
Frame synchronization signals are active high or inverted,
with either of two pulsewidths and timings.
SPORT1 supports serial data word lengths from 3 bits to 16 bits
and provides optional A-law and
-law companding accord-
ing to ITU (formerly CCITT) recommendation G.711.
SPORT1 receive and transmit sections can generate unique
interrupts on completing a data word transfer.
SPORT1 can receive and transmit an entire circular buffer of
data with only one overhead cycle per data word. An interrupt is
generated after a data buffer transfer.
SPORT1 can be congured to have two external interrupts
(IRQ0 and IRQ1), and the Flag In and Flag Out signals.
The internally generated serial clock may still be used in
this conguration.
SPORT1 has two data receive pins (DR1A and DR1B), which
are internally multiplexed onto the one DR1 port of the
SPORT1. The particular data receive pin selected is deter-
mined by a bit in the MODECTRL register.
PIN FUNCTION DESCRIPTION
The ADMCF328 is available in both 28-lead SOIC and
PDIP packages. Table I describes the pins.
Table I. Pin List
No.
Pin Group
of
Input/
Name
Pins Output Function
RESET
1I
Processor Reset Input
SPORT1
*
6
I/O
Serial Port 1 Pins (TFS1, RFS1,
DT1, DR1A, DR1B, SCLK1)
CLKOUT
*
1O
Processor Clock Output
CLKIN, XTAL
2
I, O
External Clock or Quartz
Crystal Connection Point
PIO0–PIO8
*
9
I/O
Digital I/O Port Pins
AUX0–AUX1
*
2O
Auxiliary PWM Outputs
AH–CL
6
O
PWM Outputs
PWMTRIP
1I
PWM Trip Signal
V1–V2
2
I
Analog Inputs
VAUX0–VAUX2 3
I
Auxiliary Analog Input
ISENSE
1I
Current Sense Amplier Input
ICONST
1
O
ADC Constant Current Source
VDD
1
Power Supply
GND
1
Ground
*Multiplexed pins, individually selectable through PIOSELECT and PIODATA1 registers.
INTERRUPT OVERVIEW
The ADMCF328 can respond to 16 different interrupt sources
with minimal overhead, ve of which are internal DSP core
interrupts and 11 from the motor control peripherals. The ve
DSP core interrupts are SPORT1 receive (or
IRQ0) and transmit
(or
IRQ1), the internal timer, and two software interrupts. The
motor control peripheral interrupts are the nine programmable I/Os
and two from the PWM (PWMSYNC pulse and
PWMTRIP). All
motor control interrupts are multiplexed into the DSP core through
the peripheral
IRQ2 interrupt. The interrupts are internally priori-
tized and individually maskable. A detailed description of the entire
interrupt system of the ADMCF328 is presented later, following
a more detailed description of each peripheral block.
MEMORY MAP
The ADMCF328 has two distinct memory types: program memory
and data memory. In general, program memory contains user
code and coefcients, while the data memory is used to store
variables and data during program execution. Three kinds of
program memory are provided on the ADMCF328: RAM, ROM,
and flash memory. The motor control peripherals are memory
mapped into a region of the data memory space starting at 0x2000.
The complete program and data memory maps are given in
Tables II and III, respectively.
Table II. Program Memory Map
Memory
Address Range
Type
Function
0x0000–0x002F
RAM
Internal Vector Table
0x0030–0x01FF
RAM
User Program Memory
0x0200–0x07FF
Reserved
0x0800–0x17FF
ROM
Reserved Program Memory
0x1800–0x1FFF
Reserved
0x2000–0x20FF
FLASH
User Program Memory
Sector 0
0x2100–0x21FF
FLASH
User Program Memory
Sector 1
0x2200–0x2FFF
FLASH
User Program Memory
Sector 2
0x3000–0x3FFF
Reserved
Table III. Data Memory Map
Memory
Address Range
Type
Function
0x0000–0x1FFF
Reserved
0x2000–0x20FF
Memory Mapped Registers
0x2100–0x37FF
Reserved
0x3800–0x39FF
RAM
User Data Memory
0x3A00–0x3BFF
RAM
Reserved
0x3C00–0x3FFF
Memory Mapped Registers
相关PDF资料 |
PDF描述 |
|---|---|
| ADP-003 | 4 CONTACT(S), CABLE MOUNT, DIN CONNECTOR |
| ADP09 | PIANO DIP SWITCH-9SWITCHES, SPST, MOMENTARY,THROUGH HOLE-STRAIGHT |
| ADP123AUJZ-R7 | 5.5 V Input, 300 mA, Low Quiescent Current, CMOS Linear Regulator, Adjustable Output Voltage; No of Pins: 5; Temperature Range: Ind |
| ADP1715-ADJ | 0.8 V-5 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO8 |
| ADP1715-330 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADMCF328BR-REEL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADMCF328-EVALKIT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:28-Lead Flash Memory DSP Motor Controller with Current Sense(993.76 k) |
| ADMCF328PB | 制造商:AD 功能描述:328 ANALOG DEVICE S6H1X |
| ADMCF328-PB | 制造商:Analog Devices 功能描述:STAND ALONE PROCESSOR BOARD |
| ADMCF340 | 制造商:AD 制造商全称:Analog Devices 功能描述:DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
发布紧急采购，3分钟左右您将得到回复。