- 您现在的位置：买卖IC网 > PDF目录294845 > ADMCF328BR (ANALOG DEVICES INC) 0-BIT, 10 MHz, OTHER DSP, PDSO28 PDF资料下载
参数资料
| 型号： | ADMCF328BR |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 10 MHz, OTHER DSP, PDSO28 |
| 封装： | SOIC-28 |
| 文件页数： | 8/36页 |
| 文件大小： | 993K |
| 代理商： | ADMCF328BR |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADMCF328
–16–
REV. A
AH
AL
BH
BL
CH
CL
PWMTM
PWMCHA
= PWMCHB
PWMCHA
= PWMCHB
2
PWMDT
2
PWMDT
Figure 9. An example of PWM signals suitable for ECM
control. PWMCHA = PWMCHB, BH/BL are a crossover pair.
AL, BH, CH, and CL outputs are disabled. Operation is in
single update mode.
Gate Drive Unit: PWMGATE Register
The gate drive unit of the PWM controller adds features that
simplify the design of isolated gate drive circuits for PWM
inverters. If a transformer-coupled power device gate drive ampli-
er is used, the active PWM signal must be chopped at a high
frequency. The PWMGATE register allows the programming of
this high frequency chopping mode. The chopped active PWM
signals may be required for the high-side drivers only, for the
low-side drivers only, or for both the high-side and low-side
switches. Therefore, independent control of this mode for both
high- and low-side switches is included with two separate control
bits in the PWMGATE register.
Typical PWM output signals with high-frequency chopping
enabled on both high-side and low-side signals are shown in
Figure 10. Chopping of the high-side PWM outputs (AH, BH,
and CH) is enabled by setting Bit 8 of the PWMGATE register.
Chopping of the low-side PWM outputs (AL, BL, and CL) is
enabled by setting Bit 9 of the PWMGATE register. The high
chopping frequency is controlled by the 8-bit word (GDCLK)
written to Bits 0 to 7 of the PWMGATE register. The period
and the frequency of this high frequency carrier are:
T
GDCLK
t
f
GDCLK
CHOP
CK
CHOP
CLKOUT
=×
+
()
[]×
=
×+
()
[]
41
The GDCLK value may range from 0 to 255, corresponding
to a programmable chopping frequency rate from 19.5 kHz to
5 MHz for a 20 MHz CLKOUT rate. The gate drive features
must be programmed before operation of the PWM controller
and typically are not changed during normal operation of the
PWM controller. Following a reset, by default, all bits of the
PWMGATE register are cleared so that high frequency chopping
is disabled.
PWMTM
[4
(GDCLK+1)
tCK]
2
PWMDT
2
PWMDT
PWMCHA
Figure 10. Typical PWM signals with high frequency gate
chopping enabled on both high-side and low-side switches
(GDCLK is the integer equivalent of the value in Bits 0 to 7
of the PWMGATE register.)
PWM Shutdown
In the event of external fault conditions, it is essential that the
PWM system be instantaneously shut down. Two methods of
sensing a fault condition are provided by the ADMCF328. For
the rst method, a low level on the
PWMTRIP pin initiates
an instantaneous, asynchronous (independent of DSP clock)
shutdown of the PWM controller. This places all six PWM
outputs in the OFF state, disables the PWMSYNC pulse and
associated interrupt signal, and generates a
PWMTRIP interrupt
signal. The
PWMTRIP pin has an internal pull-down resistor so
that even if the pin becomes disconnected, the PWM outputs will
be disabled. The state of the
PWMTRIP pin can be read from
bit 0 of the SYSSTAT register.
The second method for detecting a fault condition is through the
ISENSE pin in the analog block of the ADMCF328. The ISENSE
pin monitors the feedback signals from a dc bus current sensing
resistor that represents the total current in the motor. When the
voltage of ISENSE goes below ISENSE trip threshold, PWMTRIP
will be internally pulled low. The negative edge of the internal
PWMTRIP will generate a shutdown in the same manner as a
negative edge on pin
PWMTRIP.
It is possible through software to initiate a PWM shutdown by
writing to the 1-bit read/write PWMSWT register (0x2061).
Writing to this bit generates a PWM shutdown in a manner
identical to the
PWMTRIP or I
SENSE pins. Following a PWM
shutdown, it is possible to determine if the shutdown was gener-
ated from hardware or software by reading the same PWMSWT
register. Reading this register also clears it.
Restarting the PWM after a fault condition is detected requires
clearing the fault and reinitializing the PWM. Clearing the fault
requires that
PWMTRIP returns to a HI state and I
SENSE returns
to a voltage greater than the ISENSE trip threshold. After the
fault has been cleared, the PWM can be restarted by writing to
registers PWMTM, PWMCHA, PWMCHB, and PWMCHC. After
the fault is cleared and the PWM registers are initialized, internal
timing of the three-phase timing unit will resume, and the
new duty cycle values will be latched on the next rising edge
of PWMSYNC.
相关PDF资料 |
PDF描述 |
|---|---|
| ADP-003 | 4 CONTACT(S), CABLE MOUNT, DIN CONNECTOR |
| ADP09 | PIANO DIP SWITCH-9SWITCHES, SPST, MOMENTARY,THROUGH HOLE-STRAIGHT |
| ADP123AUJZ-R7 | 5.5 V Input, 300 mA, Low Quiescent Current, CMOS Linear Regulator, Adjustable Output Voltage; No of Pins: 5; Temperature Range: Ind |
| ADP1715-ADJ | 0.8 V-5 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO8 |
| ADP1715-330 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADMCF328BR-REEL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADMCF328-EVALKIT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:28-Lead Flash Memory DSP Motor Controller with Current Sense(993.76 k) |
| ADMCF328PB | 制造商:AD 功能描述:328 ANALOG DEVICE S6H1X |
| ADMCF328-PB | 制造商:Analog Devices 功能描述:STAND ALONE PROCESSOR BOARD |
| ADMCF340 | 制造商:AD 制造商全称:Analog Devices 功能描述:DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
发布紧急采购，3分钟左右您将得到回复。