- 您现在的位置：买卖IC网 > PDF目录1776 > ADN8830ACPZ-REEL (Analog Devices Inc)IC THERMO COOLER CNTRLR 32-LFCSP PDF资料下载
参数资料
| 型号： | ADN8830ACPZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/22页 |
| 文件大小： | 0K |
| 描述： | IC THERMO COOLER CNTRLR 32-LFCSP |
| 标准包装： | 1 |
| 应用： | 热电冷却器 |
| 电流 - 电源： | 8mA |
| 电源电压： | 3.3 V ~ 5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 剪切带 (CT) |
| 其它名称： | ADN8830ACPZ-REELCT |
ADN8830
τ SS = 150 × C SS
The phase adjusted output from the ADN8830 is available at
SYNCOUT (Pin 28). This pin can be used as a master clock
signal for driving other ADN8830 devices. Multiple ADN8830
devices can be either driven from a single master ADN8830
device by connecting its SYNCOUT pin to each slave’s SYNCIN
pin or daisy-chained by connecting each device’s SYNCOUT to
the next device’s SYNCIN pin.
Phase shifting is useful in systems that use more than one
ADN8830 TEC controller. It ensures the ADN8830 devices
will not switch at the same time, which could create excessive
ripple on the power supply voltage. By adjusting the phase of
each device, the switching transients can be spaced equally over
the clock period, reducing potential supply ripple and easing the
instantaneous current demand from the supply.
Using a single master clock, each slave ADN8830 should have a
different value phase shift. For example, with four TEC con-
trollers, one slave device should be set for 90 ° of phase shift,
another for 180 ° , and the last for 270 ° . In a daisy-chain configu-
ration, each slave device would be set with equal phase. Using
the previous example, each slave would be set to 90 ° with its
SYNCOUT pin connected to the next device’s SYNCIN pin.
Examples are shown in Figures 7 and 8.
Soft Start on Power-Up
The ADN8830 can be programmed to ramp up for a specified
time after the power supply is applied or after shutdown is
de-asserted. This feature, known as soft start, is useful for
gradually increasing the duty cycle of the PWM amplifier. The
soft start time is set with a single capacitor connected from Pin 27
to ground according to Equation 14.
(14)
where C SS is the value of the capacitor in microfarads, and SS is
the soft start time in milliseconds. To set a soft start time of 15 ms,
C SS should equal 0.1 μ F. A minimum soft start time of 10 ms is
recommended to ensure proper initialization of the ADN8830
on power-up.
Shutdown Mode
The ADN8830 has a shutdown mode that deactivates the output
stage and puts the device into a low current standby state. The
current draw for the ADN8830 in shutdown is less than 100 μ A.
The shutdown input, Pin 3, is active low. To shut down the
device, Pin 3 should be driven to logic low. Once a logic high is
applied, the ADN8830 will reactivate after the delay set by the
soft start circuitry. Refer to the Soft Start on Power-Up section
for more details on this feature.
Pin 3 should not be left floating as there are no internal pull-up
25
7
50k
150k
ADN8830
SLAVE
29 26
28
NC
24
1k
0.1 F
1nF
or pull-down resistors. If the shutdown function is not required,
Pin 3 should be tied to V DD to ensure the device is always active.
Compensation Loop
The ADN8830 TEC controller has a built-in amplifier dedicated
V DD
24
for loop compensation. The exact compensation network is set
by the user and can vary from a simple integrator to PI, PID, or
any other type of network. The type of compensation and com-
25
ADN8830
MASTER
28
25
7
ADN8830
SLAVE
28
NC
ponent values should be determined by the user since it will
depend on the thermal response of the object and the TEC. One
6
29
26
R FREQ
100k
100k
29
24
1k
26
0.1 F
1.5M
1nF
method for determining these values empirically is to input a step
function to TEMPSET, thus changing the target temperature,
and adjusting the compensation network to minimize the set-
tling time of the object’s temperature.
A typical compensation network used for temperature control
25
7
ADN8830
SLAVE
28
NC
of a laser module is a PID loop, which consists of a very low
frequency pole and two separate zeros at higher frequencies.
150k
29
26
24
1k
0.1 F
1nF
Figure 9 shows a simple network for implementing PID com-
pensation. An additional pole is added at a higher frequency
50k
1.5M
than the zeros to reduce the noise sensitivity of the control loop.
The bode plot of the magnitude is shown in Figure 10.
Figure 7. Multiple ADN8830 Devices Driven from
a Master Clock
V DD
1nF
1nF
1nF
24
0.1 F 1k
24
0.1 F 1k
24
0.1 F
1k
24
NC
25
ADN8830
MASTER
28
25
7
ADN8830
SLAVE
28
25
7
ADN8830
SLAVE
28
25
7
ADN8830
SLAVE
28
NC
6
150k
150k
150k
29
26
R FREQ
50k
29
26
1.5M
50k
29
26
1.5M
50k
29
26
1.5M
Figure 8. Multiple ADN8830 Devices Using a Daisy Chain
REV. D
–11 –
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1046ACPZ-RL | IC DGTL CTRLR 32LFCSP |
| ADP1111ANZ-12 | IC REG BUCK BST INV 12V .2A 8DIP |
| ADP121-ACBZ12R7 | IC REG LDO 1.2V .15A 4WLCSP |
| ADP122AUJZ-2.9-R7 | IC REG LDO 2.9V .3A 5TSOT |
| ADP124ARHZ-2.85-R7 | IC REG LDO 2.85V .5A 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN8830ACPZ-REEL7 | 功能描述:IC THERMO COOLER CTRLR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
| ADN8830XCP-REEL | 制造商:Analog Devices 功能描述:- Tape and Reel |
| ADN8831 | 制造商:AD 制造商全称:Analog Devices 功能描述:Thermoelectric Cooler (TEC) Controller |
| ADN8831ACP | 制造商:Analog Devices 功能描述:- Bulk |
| ADN8831ACPZ-R2 | 制造商:Analog Devices 功能描述:Thermoelectric Cooler 32-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:THERMOELECTRIC COOLER 32LFCSP EP - Tape and Reel 制造商:Analog Devices 功能描述:HIGH PRECISION/EFFICIENCY TEC CONTROLLER 制造商:Analog Devices 功能描述:CONTROLLER TEC PROG C/V 32L |
发布紧急采购，3分钟左右您将得到回复。