参数资料
型号: ADP1043AACPZ-R7
厂商: Analog Devices Inc
文件页数: 41/72页
文件大小: 0K
描述: IC THERMO COOLER CTLR 32LFCSP
标准包装: 1,500
应用: 电源
输入电压: 0 V ~ 1.55 V
电源电压: 3.1 V ~ 3.6 V
电流 - 电源: 20mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ(5x5)
包装: 带卷 (TR)
ADP1043A
CURRENT SENSE AND CURRENT LIMIT REGISTERS
Table 29. Register 0x21—CS1 Gain Trim
Bits
7
Name
Gain polarity
R/W
R/W
Description
1 = negative gain is introduced.
0 = positive gain is introduced.
[6:0]
CS1 gain trim
R/W
This value calibrates the primary side current sense gain. See the CS1 Trim section for more
information.
Table 30. Register 0x22—CS1 Accurate OC P Limit
Bits
[7:5]
Name
CS1 fast OCP blanking
R/W
R/W
Description
These bits determine the blanking time for CS1 before fast OCP is enabled. This time is measured
from the start of a switching cycle. It is synchronized with the rising edge of OUTB and OUTD. If
using OUTAUX, the time is synchronized with the rising edge of OUTAUX.
Bit 7
0
0
0
0
1
1
1
1
Bit 6
0
0
1
1
0
0
1
1
Bit 5
0
1
0
1
0
1
0
1
Delay (ns)
0
40
80
120
200
400
600
800
[4:0]
CS1 accurate OCP
R/W
These bits set the CS1 accurate OCP threshold. The digital word that is output from the CS1
ADC is compared with this threshold. If the CS1 ADC reading (Register 0x13) is greater than
the OCP threshold set by these bits, the CS1 accurate OCP flag is set. This value should be
programmed only after the CS1 trim has been performed. The range of these bits is from
0 to 31, that is, 0 V to 1.38 V in 43.125 mV steps.
The following equation gives the threshold of the CS1 OCP:
CS1_OCP_Threshold = ( CS1_OCP_Limit /31) × 1.38
The range is programmable from 0% to 138% of the nominal voltage on the CS1 pin.
For example, if the CS1 OCP limit is 12 V, then
CS1_OCP_Threshold = (12/31) × 1.38 V = 534 mV
Setting these bits to 0 gives an OCP limit of 0% of the nominal voltage on the CS1 pin.
Setting these bits to 10 gives an OCP limit of 44.5% of the nominal voltage on the CS1 pin.
Setting these bits to 31 gives an OCP limit of 138% of the nominal voltage on the CS1 pin.
Table 31. Register 0x23—CS2 Gain Trim
Bits
[7:6]
Name
CS2 nominal
R/W
R/W
Description
These bits set the nominal full-scale voltage drop across the sense resistor. This is Step 1 in
the CS2 Offset Trim section. These bits set the LSB step size of the CS2 ADC.
Nominal Voltage Drop
Bit 7
0
0
1
Bit 6
0
1
0
Across R SENSE at Full Scale (mV)
37.5
75
150
LSB Step Size (μV)
15.26
30.52
61.04
5
Gain polarity
R/W
1 = negative gain is introduced.
0 = positive gain is introduced.
[4:0]
CS2 gain trim
R/W
This register calibrates the secondary side (CS2) current sense gain. It calibrates for errors in
the sense resistor. This is Step 2 in the CS2 Gain Trim section.
Rev. 0 | Page 41 of 72
相关PDF资料
PDF描述
RBC13DRTH-S93 CONN EDGECARD 26POS .100 EXTEND
H6PPH-2406M DIP CABLE - HDP24H/AE24M/HDP24H
GBC18DRTS-S93 CONN EDGECARD 36POS DIP .100 SLD
6.3TZV220M6.3X6.1 CAP ALUM 220UF 6.3V 20% SMD
H0PPS-2418G DIP CABLE - HDP24S/AE24G/HDP24S
相关代理商/技术参数
参数描述
ADP1043AACPZ-RL 功能描述:IC SECONDARY SIDE CTRLR 32LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器,监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(5x5) 包装:带卷 (TR)
ADP1043ACPZ 制造商:Analog Devices 功能描述:DC DC CNTRLR QUINT-OUT W/PWM 3.3V 32LFCSP EP - Trays
ADP1043ACPZ-RL 制造商:Analog Devices 功能描述:DC DC CNTRLR QUINT-OUT W/PWM 3.3V 32LFCSP EP - Tape and Reel
ADP1043ADC1-EVALZ 功能描述:BOARD EVAL ADP1043A DAUGHTERCARD RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
ADP1043AFB100EVALZ 功能描述:BOARD EVALUATION ADP1043A 100W RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081