- 您现在的位置：买卖IC网 > PDF目录16743 > ADP1043AACPZ-R7 (Analog Devices Inc)IC THERMO COOLER CTLR 32LFCSP PDF资料下载
参数资料
| 型号： | ADP1043AACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 42/72页 |
| 文件大小： | 0K |
| 描述： | IC THERMO COOLER CTLR 32LFCSP |
| 标准包装： | 1,500 |
| 应用： | 电源 |
| 输入电压： | 0 V ~ 1.55 V |
| 电源电压： | 3.1 V ~ 3.6 V |
| 电流 - 电源： | 20mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
ADP1043A
Table 32. Register 0x24—CS2 Analog Offset Trim
Bits
7
Name
CS2 high side
R/W
R/W
Description
This bit is set high if high-side current sensing is used. This bit is set low if low-side current
sensing is used. This is Step 2 in the CS2 Offset Trim section.
6
Offset polarity
R/W
1 = negative offset is introduced.
0 = positive offset is introduced.
[5:0]
CS2 offset trim
R/W
This register calibrates the secondary side (CS2) current sense common-mode error. It calibrates
for errors in the resistor divider network. This is Step 3 in the CS2 Offset Trim section.
Table 33. Register 0x25—CS2 Digital Tri m
Bits
[7:0]
Name
CS2 digital trim
R/W
R/W
Description
This register contains the CS2 digital trim level. This value is used to calibrate the CS2 value
that is read in Register 0x18. This is Step 4 in the CS2 Offset Trim section.
Table 34. Register 0x26—CS2 Accurate OCP Limit
Bits
[7:0]
Name
CS2 accurate OCP
R/W
R/W
Description
This register sets the CS2 accurate OCP current level. This 8-bit number is compared to the CS2
value register (Register 0x18). When the CS2 value register is greater than the value in this
register, the CS2 accurate OCP flag is set. The maximum setting of this register is 254 (0xFE).
Setting this register to 255 (0xFF) is not allowed.
Table 35. Register 0x27—CS1 Fast OCP Setting
Bits
[7:6]
Name
CS1 fast OCP
debounce
R/W
R/W
Description
These bits set the CS1 fast OCP debounce value. This is the minimum time that the CS1 signal
must be constantly above the fast OCP limit before the PWM outputs are shut down. When
this happens, all PWM outputs are disabled for the remainder of the switching cycle.
Bit 7
0
0
1
1
Bit 6
0
1
0
1
Debounce (ns)
0
40
80
120
5
VS balance enable
R/W
Setting this bit enables volt-second balance for the main transformer (used for full-bridge
configurations). This value introduces extra modulation on the OUTB and OUTD modulating
waveforms to provide volt-second balance in both branches of the full bridge. For more
information, see the Volt-Second Balance section.
4
3
CS1 fast OCP bypass
Constant current
mode
R/W
R/W
Setting this bit to 1 means that the FLAGIN pin is used for CS1 fast OCP instead of the CS1 pin.
When this bit is set, constant current mode is enabled 10% below the CS2 accurate OCP limit.
1 = constant current mode enabled.
0 = constant current mode disabled.
2
[1:0]
VS balance leading
edge blanking
CS1 fast OCP timeout
R/W
R/W
Setting this bit means that the current spike at the beginning of each CS1 reading is ignored
by the volt-second balance circuit.
If the CS1 fast OCP comparator is set, all PWM outputs that are on during that time are
immediately disabled for the remainder of the switching cycle. The PWM outputs resume
normal operation at the beginning of the next switching cycle. These bits set the number
of consecutive switching cycles for the comparator before the CS1 fast OCP flag is set.
Bit 1
0
0
1
1
Bit 0
0
1
0
1
Number of Switching Cycles
1
2
4
8
Rev. 0 | Page 42 of 72
相关PDF资料 |
PDF描述 |
|---|---|
| RBC13DRTH-S93 | CONN EDGECARD 26POS .100 EXTEND |
| H6PPH-2406M | DIP CABLE - HDP24H/AE24M/HDP24H |
| GBC18DRTS-S93 | CONN EDGECARD 36POS DIP .100 SLD |
| 6.3TZV220M6.3X6.1 | CAP ALUM 220UF 6.3V 20% SMD |
| H0PPS-2418G | DIP CABLE - HDP24S/AE24G/HDP24S |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1043AACPZ-RL | 功能描述:IC SECONDARY SIDE CTRLR 32LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器，监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（5x5） 包装:带卷 (TR) |
| ADP1043ACPZ | 制造商:Analog Devices 功能描述:DC DC CNTRLR QUINT-OUT W/PWM 3.3V 32LFCSP EP - Trays |
| ADP1043ACPZ-RL | 制造商:Analog Devices 功能描述:DC DC CNTRLR QUINT-OUT W/PWM 3.3V 32LFCSP EP - Tape and Reel |
| ADP1043ADC1-EVALZ | 功能描述:BOARD EVAL ADP1043A DAUGHTERCARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| ADP1043AFB100EVALZ | 功能描述:BOARD EVALUATION ADP1043A 100W RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。