参数资料
型号: ADSP-21366BSWZ-1AA
厂商: Analog Devices Inc
文件页数: 27/60页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ EPAD 144LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 333MHz
非易失内存: ROM(512 kB)
芯片上RAM: 384kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Memory Write—Parallel Port
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) when the processor is
accessing external memory space.
Table 22. 8-Bit Memory Write Cycle
K and B Grade
Y Grade
Parameter
Min
Min
Unit
Switching Characteristics
t ADAH
t ALEW
t ADAS 1
t ALERW
t RWALE
t WRH
1
t WW
t ADWL
t ADWH
t DWS
t DWH
t DAWH
ALE Pulse Width 2 × t PCLK – 2.0
AD15–0 Address Setup Before ALE Deasserted t PCLK – 2.8
ALE Deasserted to Write Asserted 2 × t PCLK – 3.8
Write Deasserted to ALE Asserted H + 0.5
Delay Between WR Rising Edge to Next WR Falling Edge F + H + t PCLK – 2.3
AD15–0 Address Hold After ALE Deasserted t PCLK – 0.5
WR Pulse Width D – F – 2.0
AD15–8 Address to WR Low t PCLK – 2.8
AD15–8 Address Hold After WR High H
AD7–0 Data Setup Before WR High D – F + t PCLK – 4.0
AD7–0 Data Hold After WR High H
AD15–8 Address to WR High D – F + t PCLK – 4.0
2 × t PCLK – 2.0
t PCLK – 2.8
2 × t PCLK – 3.8
H + 0.5
F + H + t PCLK – 2.3
t PCLK – 0.5
D – F – 2.0
t PCLK – 3.5
H
D – F + t PCLK – 4.0
H
D – F + t PCLK – 4.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
D = (The value set by the PPDUR Bits (5–1) in the PPCTL register) × t PCLK .
H = t PCLK (if a hold cycle is specified, else H = 0)
F = 7 × t PCLK (if FLASH_MODE is set, else F = 0). If FLASH_MODE is set, D must be ? 9 × t PCLK .
1
On reset, ALE is an active high cycle. However, it can be configured by software to be active low.
ALE
t ALEW
t ALERW
t RWALE
t WW
WR
RD
t ADWL
t DAWH
t WRH
t ADAS
t ADAH
t ADWH
AD15 - 8
VALID
ADDRESS
VALID ADDRESS
VALID ADDRESS
t DWH
t DWS
AD7 - 0
VALID
ADDRESS
VALID DATA
VALID DATA
NOTE: MEMORY WRITES ALWAYS OCCUR IN GROUPS OF FOUR BETWEEN ALE CYCLES. THIS FIGURE
SHOWS ONLY TWO MEMORY WRITES TO PROVIDE THE NECESSARY TIMING INFORMATION.
Figure 19. Write Cycle for 8-Bit Memory Timing
Rev. J |
Page 27 of 60 |
July 2013
相关PDF资料
PDF描述
RSM40DRMH-S288 CONN EDGECARD 80POS .156 EXTEND
VE-21T-CW-F2 CONVERTER MOD DC/DC 6.5V 100W
RS3-0512S/H2 CONV DC/DC 3W 4.5-9VIN 12VOUT
EBC12DCSD CONN EDGECARD 24POS DIP .100 SLD
RMM40DRMH-S288 CONN EDGECARD 80POS .156 EXTEND
相关代理商/技术参数
参数描述
ADSP-21366KBC-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366KBCZ1AA 制造商:Analog Devices 功能描述:- Trays
ADSP-21366KBCZ-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC es3 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366KSWZ-1AA 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 333MHZ 333MIPS 144LQFP EP - Trays 制造商:Analog Devices 功能描述:IC SHARC DSP 333MHZ SMD LQFP144
ADSP-21366SBBC-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor