参数资料
型号: ADSP-21366BSWZ-1AA
厂商: Analog Devices Inc
文件页数: 29/60页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ EPAD 144LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 333MHz
非易失内存: ROM(512 kB)
芯片上RAM: 384kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the following specifications must be
confirmed: 1) frame sync (FS) delay and frame sync setup and
hold, 2) data delay and data setup and hold, and 3) serial clock
(SCLK) width.
Table 24. Serial Ports—External Clock
Serial port signals are routed to the DAI_P20–1 pins using the
SRU. Therefore, the timing specifications provided below are
valid at the DAI_P20–1 pins.
K and B Grade
Y Grade
Parameter
Min
Max
Max
Unit
Timing Requirements
t SFSE 1
Frame Sync Setup Before SCLK
t HFSE
1
(Externally Generated Frame Sync in Either Transmit or Receive Mode)
Frame Sync Hold After SCLK
(Externally Generated Frame Sync in Either Transmit or Receive Mode)
2.5
2.5
ns
ns
t SDRE
1
t HDRE 1
t SCLKW
t SCLK
Receive Data Setup Before Receive SCLK
Receive Data Hold After SCLK
SCLK Width
SCLK Period
2.5
2.5
(t PCLK × 4) ÷ 2 – 2
t PCLK × 4
ns
ns
ns
ns
Switching Characteristics
t DFSE 2
Frame Sync Delay After SCLK
t HOFSE 2
(Internally Generated Frame Sync in Either Transmit or Receive Mode)
Frame Sync Hold After SCLK
(Internally Generated Frame Sync in Either Transmit or Receive Mode)
2
9.5
11
ns
ns
t DDTE 2
Transmit Data Delay After Transmit SCLK
9.5
11
ns
t HDTE
2
Transmit Data Hold After Transmit SCLK
2
ns
1
2
Referenced to sample edge.
Referenced to drive edge.
Table 25. Serial Ports—Internal Clock
K and B Grade
Y Grade
Parameter
Min
Max
Max
Unit
Timing Requirements
t SFSI 1
Frame Sync Setup Before SCLK
t HFSI 1
(Externally Generated Frame Sync in Either Transmit or Receive Mode)
Frame Sync Hold After SCLK
(Externally Generated Frame Sync in Either Transmit or Receive Mode)
7
2.5
ns
ns
t SDRI 1
t HDRI 1
Receive Data Setup Before SCLK
Receive Data Hold After SCLK
7
2.5
ns
ns
Switching Characteristics
t DFSI 2
t HOFSI 2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)
–1.0
3
3.5
ns
ns
t DFSIR
2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)
8 9.5 ns
t HOFSIR 2
t DDTI 2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)
Transmit Data Delay After SCLK
–1.0 ns
3 4.0 ns
t HDTI
2
Transmit Data Hold After SCLK
–1.0 ns
t SCLKIW
Transmit or Receive SCLK Width
2 × t PCLK – 2 2 × t PCLK + 2 2 × t PCLK + 2 ns
1
2
Referenced to the sample edge.
Referenced to drive edge.
Rev. J |
Page 29 of 60 |
July 2013
相关PDF资料
PDF描述
RSM40DRMH-S288 CONN EDGECARD 80POS .156 EXTEND
VE-21T-CW-F2 CONVERTER MOD DC/DC 6.5V 100W
RS3-0512S/H2 CONV DC/DC 3W 4.5-9VIN 12VOUT
EBC12DCSD CONN EDGECARD 24POS DIP .100 SLD
RMM40DRMH-S288 CONN EDGECARD 80POS .156 EXTEND
相关代理商/技术参数
参数描述
ADSP-21366KBC-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366KBCZ1AA 制造商:Analog Devices 功能描述:- Trays
ADSP-21366KBCZ-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC es3 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366KSWZ-1AA 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 333MHZ 333MIPS 144LQFP EP - Trays 制造商:Analog Devices 功能描述:IC SHARC DSP 333MHZ SMD LQFP144
ADSP-21366SBBC-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor