- 您现在的位置：买卖IC网 > PDF目录19395 > ADSP-BF524KBCZ-4 (Analog Devices Inc)IC DSP CTRLR 400MHZ 289CSPBGA PDF资料下载
参数资料
| 型号： | ADSP-BF524KBCZ-4 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/88页 |
| 文件大小： | 0K |
| 描述： | IC DSP CTRLR 400MHZ 289CSPBGA |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | DMA，I²C，PPI，SPI，SPORT，UART，USB |
| 时钟速率： | 400MHz |
| 非易失内存： | ROM（32 kB） |
| 芯片上RAM： | 132kB |
| 电压 - 输入/输出： | 1.8V，2.5V，3.3V |
| 电压 - 核心： | 1.30V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 289-LFBGA，CSPBGA |
| 供应商设备封装： | 289-CSPBGA（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
TWI CONTROLLER INTERFACE
The processors include a 2-wire interface (TWI) module for
providing a simple exchange method of control data between
multiple devices. The TWI is compatible with the widely used
I 2 C ? bus standard. The TWI module offers the capabilities of
simultaneous master and slave operation and support for both
7-bit addressing and multimedia data arbitration. The TWI
interface utilizes two pins for transferring clock (SCL) and data
(SDA) and supports the protocol at speeds up to 400k bits/sec.
The TWI interface pins are compatible with 5 V logic levels.
Additionally, the TWI module is fully compatible with serial
camera control bus (SCCB) functionality for easier control of
various CMOS camera sensor devices.
10/100 ETHERNET MAC
The ADSP-BF526 and ADSP-BF527 processors offer the capa-
bility to directly connect to a network by way of an embedded
Fast Ethernet Media Access Controller (MAC) that supports
both 10-BaseT (10M bits/sec) and 100-BaseT (100M bits/sec)
operation. The 10/100 Ethernet MAC peripheral on the proces-
sor is fully compliant to the IEEE 802.3-2002 standard and it
provides programmable features designed to minimize supervi-
sion, bus use, or message processing by the rest of the processor
system.
Some standard features are:
? Support of MII and RMII protocols for external PHYs.
? Full duplex and half duplex modes.
? Data framing and encapsulation: generation and detection
of preamble, length padding, and FCS.
? Media access management (in half-duplex operation): col-
lision and contention handling, including control of
retransmission of collision frames and of back-off timing.
? Flow control (in full-duplex operation): generation and
detection of PAUSE frames.
? Station management: generation of MDC/MDIO frames
for read-write access to PHY registers.
? Operating range for active and sleep operating modes, see
? Internal loopback from Tx to Rx.
Some advanced features are:
? Buffered crystal output to external PHY for support of a
single crystal system.
? Automatic checksum computation of IP header and IP
payload fields of Rx frames.
? Independent 32-bit descriptor-driven Rx and Tx DMA
channels.
? Frame status delivery to memory via DMA, including
frame completion semaphores, for efficient buffer queue
management in software.
? Tx DMA support for separate descriptors for MAC header
and payload to eliminate buffer copy operations.
? Convenient frame alignment modes support even 32-bit
alignment of encapsulated Rx or Tx IP packet data in mem-
ory after the 14-byte MAC header.
? Programmable Ethernet event interrupt supports any com-
bination of:
? Any selected Rx or Tx frame status conditions.
? PHY interrupt condition.
? Wake-up frame detected.
? Any selected MAC management counter(s) at half-
full.
? DMA descriptor error.
? 47 MAC management statistics counters with selectable
clear-on-read behavior and programmable interrupts on
half maximum value.
? Programmable Rx address filters, including a 64-bin
address hash table for multicast and/or unicast frames, and
programmable filter modes for broadcast, multicast, uni-
cast, control, and damaged frames.
? Advanced power management supporting unattended
transfer of Rx and Tx frames and status to/from external
memory via DMA during low power sleep mode.
? System wakeup from sleep operating mode upon magic
packet or any of four user-definable wakeup frame filters.
? Support for 802.3Q tagged VLAN frames.
? Programmable MDC clock rate and preamble suppression.
? In RMII operation, seven unused pins may be configured
as GPIO pins for other purposes.
PORTS
Because of the rich set of peripherals, the processor groups the
many peripheral signals to four ports—Port F, Port G, Port H,
and Port J. Most of the associated pins are shared by multiple
signals. The ports function as multiplexer controls.
General-Purpose I/O (GPIO)
The processor has 48 bidirectional, general-purpose I/O (GPIO)
pins allocated across three separate GPIO modules—PORTFIO,
PORTGIO, and PORTHIO, associated with Port F, Port G, and
Port H, respectively. Port J does not provide GPIO functional-
ity. Each GPIO-capable pin shares functionality with other
processor peripherals via a multiplexing scheme; however, the
GPIO functionality is the default state of the device upon
power-up. Neither GPIO output nor input drivers are active by
default.
Rev. D
|
Page 12 of 88 | July 2013
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23R-CY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
| RW2-243.3D/H3 | CONV DC/DC 2W 18-36VIN +/-3.3V |
| VI-23P-CY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| RW2-243.3D/H2/SMD | CONV DC/DC 2W 18-36VIN +/-3.3V |
| RW2-2415D/H3 | CONV DC/DC 2W 18-36VIN +/-15VOUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF524KBCZ-4AX | 制造商:Analog Devices 功能描述: |
| ADSP-BF524KBCZ-4C2 | 功能描述:IC DSP CTRLR 400MHZ 289CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-BF525 | 制造商:Analog Devices 功能描述: |
| ADSP-BF525ABCZ-5 | 功能描述:数字信号处理器和控制器 - DSP, DSC ADSP-BF525 Processor 533Mhz Ethernet USB RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| ADSP-BF525ABCZ-6 | 功能描述:数字信号处理器和控制器 - DSP, DSC ADSP-BF525 Processor 600Mhz Ethernet USB RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。