参数资料
型号: ADSP-BF532SBBC400
厂商: Analog Devices Inc
文件页数: 28/64页
文件大小: 0K
描述: IC DSP CTLR 16B 400MHZ 160CSPBGA
产品培训模块: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
标准包装: 1
系列: Blackfin®
类型: 定点
接口: SPI,SSP,UART
时钟速率: 400MHz
非易失内存: ROM(1 kB)
芯片上RAM: 84kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 160-LFBGA,CSPBGA
供应商设备封装: 160-CSPBGA(12x12)
包装: 托盘
配用: ADZS-BF533-EZLITE-ND - KIT W/BOARD EVAL FOR ADSP-BF533
ADSP-BF531 / ADSP-BF532 / ADSP-BF533
Asynchronous Memory Read Cycle Timing
Table 23. Asynchronous Memory Read Cycle Timing
V DDEXT = 1.8 V
V DDEXT = 2.5 V/3.3 V
Parameter
Timing Requirements
Min Max
Min Max Unit
t SDAT
t HDAT
t SARDY
t HARDY
DATA15 –0 Setup Before CLKOUT
DATA15 –0 Hold After CLKOUT
ARDY Setup Before CLKOUT
ARDY Hold After CLKOUT
2.1
1.0
4.0
1.0
2.1
0.8
4.0
0.0
ns
ns
ns
ns
Switching Characteristics
t DO
t HO
Output Delay After CLKOUT 1
Output Hold After CLKOUT 1
1.0
6.0
0.8
6.0
ns
ns
1
Output pins include AMS3 –0, ABE1–0, ADDR19 –1, DATA15 –0, AOE, ARE.
SETUP
2 CYCLES
PROGRAMMED READ
ACCESS 4 CYCLES
ACCESS EXTENDED
3 CYCLES
HOLD
1 CYCLE
CLKOUT
AMSx
ABE1–0
ADDR19–1
AOE
ARE
t DO
t DO
t HO
t HO
ARDY
t SARDY
t HARDY
t HARDY
DATA 15–0
t SARDY
Figure 13. Asynchronous Memory Read Cycle Timing
t SDAT
t HDAT
Rev. I
|
Page 28 of 64 |
August 2013
相关PDF资料
PDF描述
HSC36DRYI-S13 CONN EDGECARD 72POS .100 EXTEND
TAP156M025CRW CAP TANT 15UF 25V 20% RADIAL
ACC36DRTI CONN EDGECARD 72POS .100 DIP SLD
MAX6505UTP060+T IC TEMP SWITCH DL TRIP SOT23-6
ACB22DHBT CONN EDGECARD 44POS R/A .050 DIP
相关代理商/技术参数
参数描述
ADSP-BF532SBBC400X 制造商:Analog Devices 功能描述:
adsp-bf532sbb-c80 制造商:Analog Devices 功能描述:
adsp-bf532sbbc-c11 制造商:Analog Devices 功能描述:
adsp-bf532sbbc-dab 制造商:Analog Devices 功能描述:
ADSPBF532SBBCENG 制造商:Analog Devices 功能描述: