参数资料
| 型号： | ADV7391BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 71/108页 |
| 文件大小： | 0K |
| 描述： | IC ENCODER VIDEO W/DAC 32LFCSP |
| 产品变化通告： | ADV734x, ADV739x Feature Improvement |
| 标准包装： | 1 |
| 类型： | 视频编码器 |
| 应用： | 机顶盒，视频播放器，显示器 |
| 电压 - 电源，模拟： | 2.6 V ~ 3.46 V |
| 电压 - 电源，数字： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 托盘 |
| 配用： | EVAL-ADV7391EBZ-ND - BOARD EVAL FOR ADV7391 ENCODER |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 65 of 108
EXTERNAL HORIZONTAL AND VERTICAL SYNCHRONIZATION CONTROL
For timing synchronization purposes, the ADV739x is able to accept either EAV/SAV time codes embedded in the input pixel data or
external synchronization signals provided on the HSYNC and VSYNC pins (see Table 53). It is also possible to output synchronization
signals on the HSYNC and VSYNC pins (see Table 54 to Table 56).
Table 53. Timing Synchronization Signal Input Options
Signal
Pin
Condition
SD HSYNC In
HSYNC
SD slave timing (Mode 1, Mode 2, or Mode 3) selected (Subaddress 0x8A[2:0])1
SD VSYNC/FIELD In
VSYNC
SD slave timing (Mode 1, Mode 2, or Mode 3) selected (Subaddress 0x8A[2:0])1
ED/HD HSYNC In
HSYNC
ED/HD timing synchronization inputs enabled (Subaddress 0x30, Bit 2 = 0)
ED/HD VSYNC/FIELD In
VSYNC
ED/HD timing synchronization inputs enabled (Subaddress 0x30, Bit 2 = 0)
1 SD and ED/HD timing synchronization outputs must also be disabled (Subaddress 0x02[7:6] = 00).
Table 54. Timing Synchronization Signal Output Options
Signal
Pin
Condition
SD HSYNC Out
HSYNC
SD timing synchronization outputs enabled (Subaddress 0x02, Bit 6 = 1)1
SD VSYNC/FIELD Out
VSYNC
SD timing synchronization outputs enabled (Subaddress 0x02, Bit 6 = 1)1
ED/HD HSYNC Out
HSYNC
ED/HD timing synchronization outputs enabled (Subaddress 0x02, Bit 7 = 1)2
ED/HD VSYNC/FIELD Out
VSYNC
ED/HD timing synchronization outputs enabled (Subaddress 0x02, Bit 7 = 1)2
1 ED/HD timing synchronization outputs must also be disabled (Subaddress 0x02, Bit 7 = 0).
2 ED/HD timing synchronization inputs must also be disabled; that is, embedded EAV/SAV timing codes must be enabled (Subaddress 0x30, Bit 2 = 1).
Table 55. HSYNC Output Control1, 2
ED/HD Input Sync Format
(Subaddress 0x30,
Bit 2)
ED/HD HSYNC Control
(Subaddress 0x34,
Bit 1)
ED/HD Sync
Output Enable
(Subaddress 0x02,
Bit 7)
SD Sync
Output Enable
(Subaddress 0x02,
Bit 6)
Signal on HSYNC Pin
Duration
X
0
Tristate
N/A
X
0
1
Pipelined SD HSYNC
See the SD Timing
section.
0
1
X
Pipelined ED/HD HSYNC
As per HSYNC
timing.
1
0
1
X
Pipelined ED/HD HSYNC
based on AV Code H bit
Same as line
blanking interval.
X
1
X
Pipelined ED/HD HSYNC
based on horizontal
counter
Same as embedded
HSYNC.
1 In all ED/HD standards where there is an HSYNC output, the start of the HSYNC pulse is aligned with the falling edge of the embedded HSYNC in the output video.
2 X = don’t care.
ED/HD Input
Sync Format
(Subaddress
0x30, Bit 2)
ED/HD VSYNC
Control
(Subaddress
0x34, Bit 2)
ED/HD Sync
Output Enable
(Subaddress
0x02, Bit 7)
SD Sync
Output Enable
(Subaddress
0x02, Bit 6)
Video Standard
Signal on VSYNC Pin
Duration
x
0
x
Tristate
N/A
x
0
1
Interlaced
Pipelined SD VSYNC/field
See the SD Timing
section.
0
1
x
Pipelined ED/HD VSYNC
or field signal
As per VSYNC or
field signal timing.
1
0
1
x
All HD interlaced
standards
Pipelined field signal
based on AV Code F bit
Field.
1
0
1
x
All ED/HD
progressive
standards
Pipelined VSYNC based
on AV Code V bit
Vertical blanking
interval.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7511KSTZ | IC XMITTER HDMI 12BIT 100LQFP |
| ADV7511WBSWZ | IC XMITTER HDMI AUTO 64LQFP |
| ADV7622BSTZ-RL | IC TXRX HDMI 4:1 144LQFP |
| ADV7623BSTZ | IC TXRX HDMI 4:1 144LQFP |
| ADW54010Z-0REEL | IC SWITCH DUAL SPDT 10MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7391BCPZ-REEL | 功能描述:IC VIDEO ENCODER SD/HD 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编码器，解码器，转换器 系列:- 产品变化通告:Development Systems Discontinuation 26/Apr/2011 标准包装:1 系列:- 类型:编码器 应用:DVB-S.2 系统 电压 - 电源，模拟:- 电压 - 电源，数字:- 安装类型:- 封装/外壳:模块 供应商设备封装:模块 包装:散装 其它名称:Q4645799 |
| ADV7391EBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391WBCPZ | 制造商:Analog Devices 功能描述: |
| ADV7391WBCPZ-RL | 制造商:Analog Devices 功能描述: |
| ADV7392 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
发布紧急采购，3分钟左右您将得到回复。