- 您现在的位置：买卖IC网 > PDF目录381497 > AT83SND1CXXX-ROTUL (ATMEL CORP) Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface PDF资料下载
参数资料
| 型号： | AT83SND1CXXX-ROTUL |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface |
| 中文描述： | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | GREEN, TQFP-80 |
| 文件页数： | 160/212页 |
| 文件大小： | 1684K |
| 代理商： | AT83SND1CXXX-ROTUL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页当前第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页
160
4109J–8051–10/06
AT8xC51SND1C
When the slave address and the direction bit have been transmitted and an acknowledgment bit
has been received, the serial interrupt flag is set again and a number of status code in SSSTA
are possible. There are 40h, 48h or 38h for the master mode and also 68h, 78h or B0h if the
slave mode was enabled (SSAA = logic 1). The appropriate action to be taken for each of these
status code is detailed in Table 19-6. This scheme is repeated until a STOP condition is
transmitted.
SSPE and SSCR2:0 are not affected by the serial transfer and are not referred to in Table 19-6.
After a repeated START condition (state 10h) the controller may switch to the master transmitter
mode by loading SSDAT with SLA+W.
19.1.4
Slave Receiver Mode
In the slave receiver mode, a number of data Bytes are received from a master transmitter (see
Figure 19-5). To initiate the slave receiver mode, SSADR and SSCON must be loaded as
follows:
The upper 7 bits are the addresses to which the controller will respond when addressed by a
master. If the LSB (SSGC) is set, the controller will respond to the general call address (00h);
otherwise, it ignores the general call address.
SSCR2:0 have no effect in the slave mode. SSPE must be set to enable the controller. The
SSAA bit must be set to enable the own slave address or the general call address acknowledg-
ment. SSSTA, SSSTO and SSI must be cleared.
When SSADR and SSCON have been initialized, the controller waits until it is addressed by its
own slave address followed by the data direction bit which must be logic 0 (W) for operating in
the slave receiver mode. After its own slave address and the W bit has been received, the serial
interrupt flag is set and a valid status code can be read from SSSTA. This status code is used to
vector to an interrupt service routine, and the appropriate action to be taken for each of these
status code is detailed in Table 19-6 and Table 130. The slave receiver mode may also be
entered if arbitration is lost while the controller is in the master mode (see states 68h and 78h).
If the SSAA bit is reset during a transfer, the controller will return a not acknowledge (logic 1) to
SDA after the next received data Byte. While SSAA is reset, the controller does not respond to
its own slave address. However, the TWI bus is still monitored and address recognition may be
resumed at any time by setting SSAA. This means that the SSAA bit may be used to temporarily
isolate the controller from the TWI bus.
19.1.5
Slave Transmitter Mode
In the slave transmitter mode, a number of data Bytes are transmitted to a master receiver (see
Figure 19-6). Data transfer is initialized as in the slave receiver mode. When SSADR and
SSCON have been initialized, the controller waits until it is addressed by its own slave address
followed by the data direction bit which must be logic 1 (R) for operating in the slave transmitter
mode. After its own slave address and the R bit have been received, the serial interrupt flag is
set and a valid status code can be read from SSSTA. This status code is used to vector to an
interrupt service routine, and the appropriate action to be taken for each of these status code is
detailed in Table 130. The slave transmitter mode may also be entered if arbitration is lost while
the controller is in the master mode (see state B0h).
SSA6
SSA5
SSA4
SSA3
SSA2
SSA1
SSA0
SSGC
←
Own Slave Address
→
X
SSCR2
SSPE
SSSTA
SSSTO
SSI
SSAA
SSCR1
SSCR0
X
1
0
0
0
1
X
X
相关PDF资料 |
PDF描述 |
|---|---|
| AT83SND2CDVX | Single-Chip MP3 Decoder with Full Audio Interface |
| AT83SND2CMP3 | Single-Chip MP3 Decoder with Full Audio Interface |
| AT83SND2CMP3_0605 | Single-Chip MP3 Decoder with Full Audio Interface |
| AT84AD001B | Dual 8-bit 1 Gsps ADC |
| AT84AD001BCTD | Dual 8-bit 1 Gsps ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT83SND2C | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface |
| AT83SND2C_05 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface |
| AT83SND2C_06 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface |
| AT83SND2C-7FRIL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface |
| AT83SND2C-7FRUL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface |
发布紧急采购，3分钟左右您将得到回复。