参数资料
型号: BX80525U533512E
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 533 MHz, MICROPROCESSOR, XMA
文件页数: 5/94页
文件大小: 898K
代理商: BX80525U533512E
Pentium
III Processor at 450 MHz, 500 MHz, 533B MHz, 550 MHz, 600/600B MHz
Datasheet
13
For the processor to fully realize the low current consumption of the Stop-Grant, Sleep, and Deep
Sleep states, a Model Specific Register (MSR) bit must be set. For the MSR at 02AH (Hex), bit 26
must be set to a ‘1’ (this is the power on default setting) for the processor to stop all internal clocks
during these modes. For more information, see the Intel Architecture Software Developer’s
Manual, Volume 3: System Programming Guide (Order Number 243192).
Due to the inability of processors to recognize bus transactions during the Sleep and Deep Sleep
states, 2-way MP systems are not allowed to have one processor in Sleep/Deep Sleep state and the
other processor in Normal or Stop-Grant state simultaneously.
2.2.1
Normal State—State 1
This is the normal operating state for the processor.
2.2.2
AutoHALT Powerdown State—State 2
AutoHALT is a low power state entered when the processor executes the HALT instruction. The
processor will transition to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, or
LINT[1:0] (NMI, INTR). RESET# will cause the processor to immediately initialize itself.
The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or
the AutoHALT Power Down state. See the Intel Architecture Software Developer's Manual,
Volume III: System Programmer's Guide (Order Number 243192) for more information.
FLUSH# will be serviced during the AutoHALT state, and the processor will return to the
AutoHALT state.
The system can generate a STPCLK# while the processor is in the AutoHALT Power Down state.
When the system deasserts the STPCLK# interrupt, the processor will return execution to the
HALT state.
2.2.3
Stop-Grant State—State 3
The Stop-Grant state on the processor is entered when the STPCLK# signal is asserted.
Since the AGTL+ signal pins receive power from the system bus, these pins should not be driven
(allowing the level to return to VTT) for minimum power drawn by the termination resistors in this
state. In addition, all other input pins on the system bus should be driven to the inactive state.
BINIT# and FLUSH# will not be serviced during Stop-Grant state.
RESET# will cause the processor to immediately initialize itself, but the processor will stay in
Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the
STPCLK# signal.
A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the
system bus (see Section 2.2.4). A transition to the Sleep state (see Section 2.2.5) will occur with the
assertion of the SLP# signal.
While in Stop-Grant State, SMI#, INIT#, and LINT[1:0] will be latched by the processor, and only
serviced when the processor returns to the Normal state. Only one occurrence of each event will be
recognized and serviced upon return to the Normal state.
相关PDF资料
PDF描述
BX80525U550512E 32-BIT, 550 MHz, MICROPROCESSOR, XMA
BX80525U450512E 32-BIT, 450 MHz, MICROPROCESSOR, XMA
BX80526F500256E 32-BIT, 500 MHz, MICROPROCESSOR, PPGA370
BX80526F650256E 32-BIT, 650 MHz, MICROPROCESSOR, PPGA370
BX80526F750256E 32-BIT, 750 MHz, MICROPROCESSOR, PPGA370
相关代理商/技术参数
参数描述
BX80525U550256E 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U600256E 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U600256EB 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U650256 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U667256 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor