- 您现在的位置：买卖IC网 > PDF目录10936 > COP8CDR9HVA8/NOPB (National Semiconductor)IC MCU CMOS 8BIT 44-PLCC PDF资料下载
参数资料
| 型号： | COP8CDR9HVA8/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 93/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU CMOS 8BIT 44-PLCC |
| 标准包装： | 25 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 37 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
| 其它名称： | *COP8CDR9HVA8 *COP8CDR9HVA8/NOPB COP8CDR9HVA8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页当前第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
Table 5-27. WATCHDOG Service Window Select (continued)
Clock
Service Window
WDSVR
Monitor
for High Speed Mode
for Dual Clock & Low Speed Modes
Bit 7
Bit 6
Bit 0
(Lower-Upper Limits)
X
1
Clock Monitor Enabled
5.16.1 CLOCK MONITOR
The Clock Monitor aboard the device can be selected or deselected under program control. The Clock
Monitor is ensured not to reject the clock if the instruction cycle clock (1/tC) is greater or equal to 5 kHz.
This equates to a clock input rate on the selected oscillator of greater or equal to 25 kHz.
5.16.2 WATCHDOG/CLOCK MONITOR OPERATION
The WATCHDOG is enabled by bit 2 of the Option register. When this Option bit is 0, the WATCHDOG is
enabled and pin G1 becomes the WATCHDOG output with a weak pull-up.
The WATCHDOG and Clock Monitor are disabled during reset. The device comes out of reset with the
WATCHDOG armed, the WATCHDOG Window Select bits (bits 6, 7 of the WDSVR Register) set, and the
Clock Monitor bit (bit 0 of the WDSVR Register) enabled. Thus, a Clock Monitor error will occur after
coming out of reset, if the instruction cycle clock frequency has not reached a minimum specified value,
including the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset and the key data (bits 5 through 1 of the
WDSVR Register) must match to be a valid write. This write to the WDSVR register involves two
irrevocable choices: (i) the selection of the WATCHDOG service window (ii) enabling or disabling of the
Clock Monitor. Hence, the first write to WDSVR Register involves selecting or deselecting the Clock
Monitor, select the WATCHDOG service window and match the WATCHDOG key data. Subsequent
writes to the WDSVR register will compare the value being written by the user to the WATCHDOG service
window value, the key data and the Clock Monitor Enable (all bits) in the WDSVR Register. Table 5-28
shows the sequence of events that can occur.
The user must service the WATCHDOG at least once before the upper limit of the service window expires.
The WATCHDOG may not be serviced more than once in every lower limit of the service window.
When jumping to the boot ROM for ISP and virtual E2 operations, the hardware will disable the lower
window error and perform an immediate WATCHDOG service. The ISP routines will service the
WATCHDOG within the selected upper window. The ISP routines will service the WATCHDOG
immediately prior to returning execution back to the user's code in flash. Therefore, after returning to flash
memory, the user can service the WATCHDOG anytime following the return from boot ROM, but must
service it within the selected upper window to avoid a WATCHDOG error.
The WATCHDOG has an output pin associated with it. This is the WDOUT pin, on pin 1 of the port G.
WDOUT is active low. The WDOUT pin has a weak pull-up in the inactive state. Upon triggering the
WATCHDOG, the logic will pull the WDOUT (G1) pin low for an additional 16–32 cycles after the signal
level on WDOUT pin goes below the lower Schmitt trigger threshold. After this delay, the device will stop
forcing the WDOUT output low. The WATCHDOG service window will restart when the WDOUT pin goes
high.
A WATCHDOG service while the WDOUT signal is active will be ignored. The state of the WDOUT pin is
not ensured on reset, but if it powers up low then the WATCHDOG will time out and WDOUT will go high.
The Clock Monitor forces the G1 pin low upon detecting a clock frequency error. The Clock Monitor error
will continue until the clock frequency has reached the minimum specified value, after which the G1 output
will go high following 16–32 clock cycles. The Clock Monitor generates a continual Clock Monitor error if
the oscillator fails to start, or fails to reach the minimum specified frequency. The specification for the
Clock Monitor is as follows:
1/tC > 5 kHz—No clock rejection.
82
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J63-IX-S | CONVERTER MOD DC/DC 24V 75W |
| VI-J62-IX-S | CONVERTER MOD DC/DC 15V 75W |
| VI-J4X-IX-S | CONVERTER MOD DC/DC 5.2V 75W |
| VI-J40-IX-S | CONVERTER MOD DC/DC 5V 75W |
| VE-JNF-IX-S | CONVERTER MOD DC/DC 72V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CDR9IMT7 | 制造商:Rochester Electronics LLC 功能描述:32K FLASH, 10 BIT A/D, NO BO - Bulk |
| COP8CDR9IMT8 | 功能描述:IC MCU CMOS 8BIT 48-TSSOP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| COP8CDR9IMTA8 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT8 | 功能描述:IC MCU EEPROM 8BIT 32K 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
发布紧急采购，3分钟左右您将得到回复。