- 您现在的位置：买卖IC网 > PDF目录17028 > CORE1553-SA (Microsemi SoC)HARDWARE FOR IP CORE1553 PDF资料下载
参数资料
| 型号： | CORE1553-SA |
| 厂商： | Microsemi SoC |
| 文件页数： | 1/30页 |
| 文件大小： | 0K |
| 描述： | HARDWARE FOR IP CORE1553 |
| 标准包装： | 1 |
| 类型： | FPGA |
| 适用于相关产品： | Core1553 |
| 所含物品： | 板 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Core1553BBC MIL-STD-1553B Bus Controller
Product Summary
?
– Synthesis Scripts
Actel-Developed Testbenches, VHDL and Verilog
Intended Use
? 1553B Bus Controller (BC)
? DMA Backend Interface to External Memory
Synthesis and Simulation Support
? Synthesis: Synplicity ? , Synopsys ? (Design Compiler ? /
FPGA Compiler TM /FPGA Express TM ), Exemplar TM
Key Features
? Supports MIL-STD-1553B
?
Simulation: Vital-Compliant VHDL Simulators and
OVI-Compliant Verilog Simulators
?
Interfaces to External RAM
– Supports up to 128kbytes of Memory
Verification and Compliance
– Synchronous or Asynchronous Backend
Interface
– Backend Interface Identical to Core1553BRT
?
?
Actel-Developed Simulation Testbench
Core Implemented on the 1553B BC Development
System
?
?
?
Selectable Clock Rate of 12, 16, 20, or 24 MHz
Provides Direct CPU Access to Memory
Interfaces to Standard 1553B Transceivers
?
Third-Party 1553B Compliance Testing of the
1553B Encoder and Decoder Blocks Implemented
in an A54SXA32-STD Device
?
Fully Automated Message Scheduling
– Frame Support
Development System (Optional)
– Conditional Branching and Sub-routines
– Variable Inter-message Gaps and RT Response
Times
?
?
Complete 1553B BC Implementation in an SX-A
Device
Includes a PCI Interface for Host CPU Connection
– Real Time Clock for Message Scheduling
?
Includes Transceivers
and
Bus
Termination
– Asynchronous Message Support
Supported Families
Components
Contents
?
Fusion
?
?
?
?
?
?
ProASIC3/E
ProASIC PLUS
Axcelerator
RTAX
SX-A
RTSX-S
Core Deliverables
?
Netlist Version
–
Compiled RTL Simulation Model, Compliant
with the Actel Libero? Integrated Design
Environment (IDE)
– Compatible with the Actel Designer Place-and-
Route Tool
?
RTL Version
– VHDL or Verilog Core Source Code
December 2005
? 2005 Actel Corporation
v 4 .0
1
相关PDF资料 |
PDF描述 |
|---|---|
| EBA28DRMS | CONN EDGECARD 56POS .125 SQ WW |
| AMM03DSEN | CONN EDGECARD 6POS .156 EYELET |
| VE-B50-EY | CONVERTER MOD DC/DC 5V 50W |
| STD17W-G | WIRE & CABLE MARKERS |
| HFI-201209-18NJ | INDUCTOR 2.0X1.2X0.9MM 18NH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE16550-AN | 制造商:Microsemi Corporation 功能描述:CORE16X50 UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE16550-AR | 制造商:Microsemi Corporation 功能描述:CORE16X50 UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE16550-RM | 制造商:Microsemi Corporation 功能描述:CORE - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE429-AN | 功能描述:IP MODULE CORE429 RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE429-AR | 功能描述:IP MODULE CORE429 RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。