- 您现在的位置：买卖IC网 > PDF目录17028 > CORE1553-SA (Microsemi SoC)HARDWARE FOR IP CORE1553 PDF资料下载
参数资料
| 型号： | CORE1553-SA |
| 厂商： | Microsemi SoC |
| 文件页数： | 9/30页 |
| 文件大小： | 0K |
| 描述： | HARDWARE FOR IP CORE1553 |
| 标准包装： | 1 |
| 类型： | FPGA |
| 适用于相关产品： | Core1553 |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Core1553BBC MIL-STD-1553B Bus Controller
Miscellaneous I/O
Several inputs are used to modify the core functionality to simplify integration in the application. These inputs should
be tied to logic '0' or logic '1' as appropriate ( Table 7 ).
Table 6 ? Memory Access Requirements
CPUMEMEN
0
0
0
0
1
1
1
1
CLK Speed MHz
12
16
20
24
12
16
20
24
Memory Access Time
9.58 μ s
9.68 μ s
9.75 μ s
9.79 μ s
4.58 μ s
4.68 μ s
4.75 μ s
4.79 μ s
Table 7 ? Miscellaneous I/O
Name
ASYNCIF
CPUMEMEN
Type
In
In
Description
When '1,' the backend interface is in asynchronous mode. When '0,' the backend interface is in synchronous
mode.
When '1,' the CPU interface has access to the backend memory. When '0,' the CPU cannot access the
backend memory through the core. This must be set to '0' if the core shares the CPU memory, i.e. the CPU
and memory buses are connected to the same system bus.
Bus Controller Registers
The bus controller has nine internal registers used to control the bus controller operation and provide status
information ( Table 8 ).
Table 8 ? Bus Controller Registers
Address
000
000
001
010
Name
CONTROL
STATUS
SETUP
LISTPTR
Type
W
R
RW
RW
Size
[3:0]
[15:0]
[15:0]
[15:0]
Function
Allows the CPU to control the BC
Provides status information
BC setup register
Current LISTPTR value. The address of the current instruction being
executed. At the start of operation, the CPU should set this to the point
at the first instruction. This value will automatically step through the BC
instruction list.
011
MSGPTR
R
[15:0]
Current MSGPTR value. Provides the address of the message block
being processed.
100
CLOCK
RW
[15:0]
BC internal clock value
This 16-bit value counts up at a 1 μ s, 4 μ s, 8 μ s, or 32 μ s rate. This gives a
maximum timer value of 2 seconds. The CPU may directly load the
counter.
101
ASYNCPTR
RW
[15:0]
Asynchronous list pointer
Provides a pointer to a list of messages that will be processed when
started by the ASYNC message list bit in the control register.
v4.0
9
相关PDF资料 |
PDF描述 |
|---|---|
| EBA28DRMS | CONN EDGECARD 56POS .125 SQ WW |
| AMM03DSEN | CONN EDGECARD 6POS .156 EYELET |
| VE-B50-EY | CONVERTER MOD DC/DC 5V 50W |
| STD17W-G | WIRE & CABLE MARKERS |
| HFI-201209-18NJ | INDUCTOR 2.0X1.2X0.9MM 18NH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE16550-AN | 制造商:Microsemi Corporation 功能描述:CORE16X50 UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE16550-AR | 制造商:Microsemi Corporation 功能描述:CORE16X50 UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE16550-RM | 制造商:Microsemi Corporation 功能描述:CORE - Virtual or Non-Physical Inventory (Software & Literature) |
| CORE429-AN | 功能描述:IP MODULE CORE429 RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE429-AR | 功能描述:IP MODULE CORE429 RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。