参数资料
型号: CRD5463PM-Z
厂商: Cirrus Logic Inc
文件页数: 27/46页
文件大小: 0K
描述: REFERENCE DESIGN FOR POWER METER
标准包装: 1
主要目的: 电源管理,电度表/功率表
嵌入式: 是,MCU,8 位
已用 IC / 零件: CS5463
主要属性: 单相功率表
次要属性: 90 ~ 260 VAC
已供物品: 模块,适配器,线缆,电源线
其它名称: 598-1943
CS5463
6.1.2 Current and Voltage DC Offset Register ( I DCoff , V DCoff )
Address: 1 (Current DC Offset); 3 (Voltage DC Offset)
MSB
LSB
-(2 )
2
2
2
2
2
0
2
-1
2
-2
-3
-4
-5
-6
-7
.....
2 -17
2
-18
2
-19
2
-20
2
-21
2
-22
2 -23
Default = 0x000000
The DC Offset registers (I DCoff ,V DCoff ) are initialized to 0.0 on reset. When DC Offset calibration is performed, the
register is updated with the DC offset measured over a computation cycle. DRDY will be set at the end of the
calibration. This register may be read and stored for future system offset compensation. The value is represent-
ed in two's complement notation and in the range of -1.0 ? I DCoff , V DCoff ? 1.0, with the binary point to the right of
the MSB. See Section 7.1.2.1 DC Offset Calibration Sequence on page 37 for more information.
6.1.3 Current and Voltage Gain Register ( I gn , V gn )
Address: 2 (Current Gain); 4 (Voltage Gain)
MSB
LSB
2 1
2 0
2 -1
2 -2
2 -3
2 -4
2 -5
2 -6
.....
2 -16
2 -17
2 -18
2 -19
2 -20
2 -21
2 -22
Default = 0x400000 = 1.000
The gain registers (I gn ,V gn ) are initialized to 1.0 on reset. When either a AC or DC Gain calibration is performed,
the register is updated with the gain measured over a computation cycle. DRDY will be set at the end of the
calibration. This register may be read and stored for future system gain compensation. The value is in the range
0.0 ? I gn ,V gn < 3.9999, with the binary point to the right of the second MSB.
6.1.4 Cycle Count Register ( Cycle Count )
Address: 5
MSB
LSB
2 23
2 22
2 21
2 20
2 19
2 18
2 17
2 16
.....
2 6
2 5
2 4
2 3
2 2
2 1
2 0
Default = 0x000FA0 = 4000
Cycle Count, denoted as N, determines the length of one computation cycle . During continuous conversions,
the computation cycle frequency is (MCLK/K)/(1024 ? N). A one second computational cycle period occurs when
MCLK = 4.096 MHz, K = 1, and N = 4000.
6.1.5 PulseRateE Register ( PulseRateE )
Address: 6
MSB
LSB
-(2 0 )
2 -1
2 -2
2 -3
2 -4
2 -5
2 -6
2 -7
.....
2 -17
2 -18
2 -19
2 -20
2 -21
2 -22
2 -23
Default = 0x800000 = 1.00 (2 kHz @ 4.096 MHz MCLK)
PulseRateE sets the frequency of E1, E2, & E3 pulses. E1, E2, E3 frequency = (MCLK x PulseRateE) / 2048 at
full scale. For a 4 khz sample rate, the maximum pulse rate is 2 khz. The value is represented in two's comple-
ment notation and in the range is -1.0 ? PulseRateE ? 1.0, with the binary point to the right of the MSB. Negative
values have the same effect as positive. See Section 5.5 Energy Pulse Output on page 17 for more information.
DS678F3
27
相关PDF资料
PDF描述
M1AXA-1436R IDC CABLE - MSC14A/MC14M/X
0982660228 CBL 22POS .5MM JMPR TYPE D 1.18"
301A034-4-0 BOOT MOLDED
H3DDS-1418M IDC CABLE - HKR14S/AE14M/HKR14S
0982660227 CBL 22POS .5MM JMPR TYPE A 1.18"
相关代理商/技术参数
参数描述
CRD5490-Z 功能描述:电源管理IC开发工具 CS5463 Pwr Meas/Mntr Reference Design RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
CRD5AS-12B 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use
CRD5AS-12B#B00 功能描述:SCR 600V 7.8A Sensitive Gate Surface Mount MP-3A 制造商:renesas electronics america 系列:- 包装:管件 零件状态:有效 电压 - 断态:600V 电压 - 栅极触发(Vgt)(最大值):800mV 电流 - 栅极触发(Igt)(最大值):100μA 电压 - 通态(Vtm)(最大值):1.8V 电流 - 通态(It(AV))(最大值):5A 电流 - 通态(It(RMS))(最大值):7.8A 电流 - 保持(Ih)(最大值):3mA 电流 - 断态(最大值):2mA 电流 - 不重复浪涌 50,60Hz(Itsm):90A @ 60Hz SCR 类型:灵敏栅极 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:TO-252-3,DPak(2 引线+接片),SC-63 供应商器件封装:MP-3A 标准包装:1
CRD5AS-12BB00 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use
CRD5AS-12B-T13B00 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use