参数资料
型号: DC939A
厂商: Linear Technology
文件页数: 14/42页
文件大小: 0K
描述: BOARD DELTA SIGMA ADC LTC2484
软件下载: QuikEval System
设计资源: DC939A Design File
DC939A Schematic
标准包装: 1
系列: Easy Drive™, QuikEval™
ADC 的数量: 1
位数: 24
采样率(每秒): 6.8
数据接口: MICROWIRE?,串行,SPI?
工作温度: 0°C ~ 70°C
已用 IC / 零件: LTC2484
已供物品:
相关产品: LTC2484CDD#TRPBF-ND - IC ADC 24BIT 10-DFN
LTC2484IDD#TRPBF-ND - IC ADC 24BIT 10-DFN
LTC2484IDD#PBF-ND - IC ADC 24BIT 10-DFN
LTC2484CDD#PBF-ND - IC ADC 24BIT 10-DFN
LTC2484
21
2484fd
APPLICATIONS INFORMATION
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time
in order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pull-
ing CS HIGH anytime between the rst rising edge and
the 32nd falling edge of SCK (see Figure 6). On the rising
edge of CS, the device aborts the data output state and
immediately initiates a new conversion. If the device has
not nished loading the last input bit SPD of SDI by the
time CS is pulled HIGH, the SDI information is discarded
and the previous conguration is kept. This is useful for
systems not requiring all 32 bits of output data, aborting
an invalid conversion cycle or synchronizing the start of
a conversion.
External Serial Clock, 3-Wire I/O
This timing mode utilizes a 3-wire serial I/O interface.
The conversion result is shifted out of the device by
an externally generated serial clock (SCK) signal (see
Figure 7). CS may be permanently tied to ground,
simplifying the user interface or transmission over an
isolation barrier.
The external serial clock mode is selected at the end of
the power-on reset (POR) cycle. The POR cycle is con-
cluded typically 4ms after VCC exceeds approximately 2V.
The level applied to SCK at this time determines if SCK
is internal or external. SCK must be driven LOW prior to
the end of POR in order to enter the external serial clock
timing mode.
Since CS is tied LOW, the end-of-conversion (EOC) can
be continuously monitored at the SDO pin during the
convert and sleep states. EOC may be used as an interrupt
to an external controller indicating the conversion result
is ready. EOC = 1 while the conversion is in progress and
EOC = 0 once the conversion ends. On the falling edge of
EOC, the conversion result is loaded into an internal static
shift register. The input data is then shifted in via the SDI
pin on the rising edge of SCK (including the rst rising
edge) and the output data is shifted out of the SDO pin
on each falling edge of SCK. EOC can be latched on the
rst rising edge of SCK. On the 32nd falling edge of SCK,
SDO goes HIGH (EOC = 1) indicating a new conversion
has begun.
EN
GS2
GS1
GS0
IM
FA
FB
SPD
SDI*
DON’T CARE
EOC
BIT 23
SDO
SCK
(EXTERNAL)
CS
MSB
SIG
BIT 0
IM
LSB
BIT 4
BIT 19
BIT 18
BIT 17
BIT 16
BIT 20
BIT 21
BIT 22
DATA OUTPUT
CONVERSION
2484 F07
CONVERSION
VCC
fO
VREF
IN+
IN
SCK
SDI
SDO
CS
GND
210
INT/EXT CLOCK
3
4
5
9
7
8
6
1
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUT
1μF
2.7V TO 5.5V
LTC2484
3-WIRE
SPI INTERFACE
Figure 7. External Serial Clock, CS = 0 Operation
相关PDF资料
PDF描述
LGU2W680MELY CAP ALUM 68UF 450V 20% SNAP
EVAL-AD5516-1EBZ BOARD EVAL FOR AD5516-1 2.5V
EBA22DRMN CONN EDGECARD 44POS .125 SQ WW
SDR0302-330KL INDUCTOR POWER 33UH 0.42A 0302
EVAL-AD5516-2EBZ BOARD EVALUATION FOR AD5516-2
相关代理商/技术参数
参数描述
DC940KB-GB 制造商:DEWALT 功能描述:DRILL 12V
DC941A 功能描述:BOARD DELTA SIGMA ADC LTC2482 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:Easy Drive™, QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
DC945KB 制造商:DEWALT 功能描述:DRILL KIT CORDLESS 12V
DC945KB-GB 制造商:DEWALT 功能描述:DRILL 12V
DC-9-500-2.1P 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述: