- 您现在的位置：买卖IC网 > PDF目录17065 > DC939A (Linear Technology)BOARD DELTA SIGMA ADC LTC2484 PDF资料下载
参数资料
| 型号： | DC939A |
| 厂商： | Linear Technology |
| 文件页数： | 7/42页 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2484 |
| 软件下载： | QuikEval System |
| 设计资源： | DC939A Design File DC939A Schematic |
| 标准包装： | 1 |
| 系列： | Easy Drive™, QuikEval™ |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 6.8 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 工作温度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2484 |
| 已供物品： | 板 |
| 相关产品： | LTC2484CDD#TRPBF-ND - IC ADC 24BIT 10-DFN LTC2484IDD#TRPBF-ND - IC ADC 24BIT 10-DFN LTC2484IDD#PBF-ND - IC ADC 24BIT 10-DFN LTC2484CDD#PBF-ND - IC ADC 24BIT 10-DFN |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
LTC2484
15
2484fd
APPLICATIONS INFORMATION
Several applications leveraging this feature are presented
in more detail in the applications section. While operating
in this mode, the speed is set to normal independent of
control bit SPD.
Rejection Mode (FA, FB)
The LTC2484 includes a high accuracy on-chip oscilla-
tor with no required external components. Coupled with
a 4th order digital lowpass lter, the LTC2484 rejects
line frequency noise. In the default mode, the LTC2484
simultaneously rejects 50Hz and 60Hz by at least 87dB.
The LTC2484 can also be congured to selectively reject
50Hz or 60Hz to better than 110dB.
Speed Mode (SPD)
The LTC2484 continuously performs offset calibrations.
Every conversion cycle, two conversions are automatically
performed (default) and the results combined. This result is
free from offset and drift. In applications where the offset
is not critical, the autocalibration feature can be disabled
with the benet of twice the output rate.
Linearity, full-scale accuracy, full-scale drift are identical
for both 2x and 1x speed modes. In both the 1x and 2x
speed there is no latency. This enables input steps or
multiplexer channel changes to settle in a single conver-
sion cycle easing system overhead and increasing the
effective conversion rate.
Output Data Format
The LTC2484 serial output data stream is 32 bits long. The
rst 3 bits represent status information indicating the sign
and conversion state. The next 24 bits are the conversion
result, MSB rst. The remaining 5 bits are sub LSBs below
the 24-bit level. The third and fourth bit together are also
used to indicate an underrange condition (the differential
input voltage is below –FS) or an overrange condition (the
differential input voltage is above +FS).
CS may be pulled HIGH prior to outputting all 32 bits,
aborting the data out transfer and initiating a new
conversion.
Bit 31 (rst output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW when
the conversion is complete.
Bit 30 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign
indicator (SIG). If VIN is >0, this bit is HIGH. If VIN is <0,
this bit is LOW.
Bit 28 (fourth output bit) is the most signicant bit (MSB) of
the result. This bit in conjunction with bit 29 also provides
the underrange or overrange indication. If both bit 29 and
bit 28 are HIGH, the differential input voltage is above +FS.
If both bit 29 and bit 28 are LOW, the differential input
voltage is below –FS.
The function of these bits is summarized in Table 2.
Table 2. LTC2484 Status Bits
INPUT RANGE
BIT 31
EOC
BIT 30
DMY
BIT 29
SIG
BIT 28
MSB
VIN ≥ 0.5 VREF
0011
0V ≤ VIN < 0.5 VREF
00
1/0
0
–0.5 VREF ≤ VIN < 0V
0001
VIN < –0.5 VREF
0000
Bits 28-5 are the 24-bit conversion result MSB rst.
Bits 4–0 are sub LSBs below the 24-bit level. Bits 4–0
may be included in averaging or discarded without loss
of resolution.
Data is shifted out of the SDO pin under control of the
serial clock (SCK) (see Figure 2). Whenever CS is HIGH,
SDO remains high impedance and any externally gener-
ated SCK clock pulses are ignored by the internal data
out shift register.
In order to shift the conversion result out of the device,
CS must rst be driven LOW. EOC is seen at the SDO pin
of the device once CS is pulled LOW. EOC changes in real
time from HIGH to LOW at the completion of a conversion.
This signal may be used as an interrupt for an external
microcontroller. Bit 31 (EOC) can be captured on the rst
rising edge of SCK. Bit 30 is shifted out of the device on
the rst falling edge of SCK. The nal data bit (bit 0) is
shifted out on the falling edge of the 31st SCK and may
be latched on the rising edge of the 32nd SCK pulse. On
the falling edge of the 32nd SCK pulse, SDO goes HIGH
相关PDF资料 |
PDF描述 |
|---|---|
| LGU2W680MELY | CAP ALUM 68UF 450V 20% SNAP |
| EVAL-AD5516-1EBZ | BOARD EVAL FOR AD5516-1 2.5V |
| EBA22DRMN | CONN EDGECARD 44POS .125 SQ WW |
| SDR0302-330KL | INDUCTOR POWER 33UH 0.42A 0302 |
| EVAL-AD5516-2EBZ | BOARD EVALUATION FOR AD5516-2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC940KB-GB | 制造商:DEWALT 功能描述:DRILL 12V |
| DC941A | 功能描述:BOARD DELTA SIGMA ADC LTC2482 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:Easy Drive™, QuikEval™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| DC945KB | 制造商:DEWALT 功能描述:DRILL KIT CORDLESS 12V |
| DC945KB-GB | 制造商:DEWALT 功能描述:DRILL 12V |
| DC-9-500-2.1P | 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。