参数资料
型号: DK-DEV-4CGX150N
厂商: Altera
文件页数: 24/42页
文件大小: 0K
描述: KIT DEVELOPMENT CYCLONE IV GX
应用说明: Cyclone IV Design Guidelines
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
软件下载: DK-DEV-4CGX150N Kit Install
特色产品: Cyclone? IV GX FPGA Development Kit
标准包装: 1
系列: CYCLONE® IV GX
类型: FPGA
适用于相关产品: Cyclone IV GX
所含物品: 板,线缆,文档,电源
其它名称: 544-2713
1–30
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
tLOCK (2)
1
1
—1
1—
1
ms
Notes to Table 1–32:
(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX
devices.
(2) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and
A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Typ
Max Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK (input
clock
frequency)
×10
5
200
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×8
5
200
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×7
5
200
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×4
5
200
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×2
5
200
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×1
5
400
5
311
5
311
5
311
5
265
MHz
Device
operation in
Mbps
×10
100
400
100
311
100
311
100
311
100
265
Mbps
×8
80
400
80
311
80
311
80
311
80
265
Mbps
×7
70
400
70
311
70
311
70
311
70
265
Mbps
×4
40
400
40
311
40
311
40
311
40
265
Mbps
×2
20
400
20
311
20
311
20
311
20
265
Mbps
×1
10
400
10
311
10
311
10
311
10
265
Mbps
tDUTY
45
55
45
55
45
55
45
55
45
55
%
TCCS
200
200
200
200
200
ps
Output jitter
(peak to peak)
500
500
550
600
700
ps
tRISE
20 – 80%,
CLOAD =
5pF
500
500
500
500
500
ps
tFALL
20 – 80%,
CLOAD =
5pF
500
500
500
500
500
ps
tLOCK (3)
—1—
1
1
1
1
ms
Notes to Table 1–33:
(1) Applicable for true and emulated mini-LVDS transmitter.
(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at
the output pin of all I/O banks.
Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the
output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and
A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
相关PDF资料
PDF描述
AIRD-02-2R7K INDUCTOR PWR DRUM CORE 2.7UH
AIRD-02-1R5K INDUCTOR PWR DRUM CORE 1.5UH
ECC30DJCB CONN EDGECARD 60PS .100 PRESSFIT
D-SCE-1K-4.8-50-S1-9 HEAT SHRINK SLEEVE MARKER
SPX1431S-L/TR IC VREF SHUNT PREC ADJ 8-SOICN
相关代理商/技术参数
参数描述
DK-DEV-4CGX150N 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX ((NS
DK-DEV-4S100G5N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4S100G5F RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4SE530N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SE530H35 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4SGX230N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SGX230KF40C2N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4SGX230N/C2 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件状态:过期 类型:FPGA 配套使用产品/相关产品:EP4SGX230KF40C2N 内容:板,线缆,电源 标准包装:1