参数资料
型号: DP83848HSQ/NOPB
厂商: National Semiconductor
文件页数: 15/82页
文件大小: 0K
描述: IC TXRX ETHERNET PHYTER 40-LLP
产品培训模块: PHYTER® Family
标准包装: 1
类型: 收发器
驱动器/接收器数: 1/1
规程: 以太网
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 40-WFQFN 裸露焊盘
供应商设备封装: 40-LLP-EP(6x6)
包装: 剪切带 (CT)
配用: DP83848H-MAU-EK-ND - BOARD EVALUATION DP83848H
其它名称: *DP83848HSQ/NOPB
DP83848HSQCT
21
www.national.com
DP
83
84
8
H
To tolerate potential frequency differences between the 50
MHz reference clock and the recovered receive clock, the
receive RMII function includes a programmable elasticity
buffer. The elasticity buffer is programmable to minimize
propagation delay based on expected packet size and
clock accuracy. This allows for supporting a range of
packet sizes including jumbo frames.
The elasticity buffer will force Frame Check Sequence
errors for packets which overrun or underrun the FIFO.
Underrun and Overrun conditions can be reported in the
RMII and Bypass Register (RBR). The following table indi-
cates how to program the elasticity buffer fifo (in 4-bit
increments) based on expected max packet size and
clock accuracy. It assumes both clocks (RMII Reference
clock and far-end Transmitter clock) have the same accu-
racy.
3.3 802.3u MII Serial Management Interface
3.3.1 Serial Management Register Access
The serial management MII specification defines a set of
thirty-two 16-bit status and control registers that are
accessible through the management interface pins MDC
and MDIO. The DP83848H implements all the required
MII registers as well as several optional registers. These
registers are fully described in Section 7.0. A description
of the serial management access protocol follows.
3.3.2 Serial Management Access Protocol
The serial control interface consists of two pins, Manage-
ment Data Clock (MDC) and Management Data Input/Out-
put (MDIO). MDC has a maximum clock rate of 25 MHz
and no minimum rate. The MDIO line is bi-directional and
may be shared by up to 32 devices. The MDIO frame for-
mat is shown below in Table 5.
The MDIO pin requires a pull-up resistor (1.5 k
) which,
during IDLE and turnaround, will pull MDIO high. In order
to initialize the MDIO interface, the station management
entity sends a sequence of 32 contiguous logic ones on
MDIO to provide the DP83848H with a sequence that can
be used to establish synchronization. This preamble may
be generated either by driving MDIO high for 32 consecu-
tive MDC clock cycles, or by simply allowing the MDIO
pull-up resistor to pull the MDIO pin high during which
time 32 MDC clock cycles are provided. In addition, 32
MDC clock cycles should be used to re-sync the device if
an invalid start, opcode, or turnaround bit is detected.
The DP83848H waits until it has received this preamble
sequence before responding to any other transaction.
Once the DP83848H serial management port has been
initialized no further preamble sequencing is required until
after a power-on/reset, invalid Start, invalid Opcode, or
invalid turnaround bit has occurred.
The Start code is indicated by a <01> pattern. This
assures the MDIO line transitions from the default idle line
state.
Turnaround is defined as an idle bit time inserted between
the Register Address field and the Data field. To avoid
contention during a read transaction, no device shall
actively drive the MDIO signal during the first bit of Turn-
around. The addressed DP83848H drives the MDIO with
a zero for the second bit of turnaround and follows this
with the required data. Figure 4 shows the timing relation-
ship between MDC and the MDIO as driven/received by
the Station (STA) and the DP83848H (PHY) for a typical
register read access.
For write transactions, the station management entity
writes data to the addressed DP83848H thus eliminating
the requirement for MDIO Turnaround. The Turnaround
time is filled by the management entity by inserting <10>.
Figure 5 shows the timing relationship for a typical MII
register write access.
Table 4. Supported packet sizes at +/-50ppm +/-100ppm for each clock
Start Threshold
RBR[1:0]
Latency Tolerance
Recommended Packet Size
at +/- 50ppm
Recommended Packet Size
at +/- 100ppm
1 (4-bits)
2 bits
2400 bytes
1200 bytes
2 (8-bits)
6 bits
7200 bytes
3600 bytes
3 (12-bits)
10 bits
12000 bytes
6000 bytes
0 (16-bits)
14 bits
16800 bytes
8400 bytes
Table 5. Typical MDIO Frame Format
MII Management
Serial Protocol
<idle><start><op code><device addr><reg addr><turnaround><data><idle>
Read Operation
<idle><01><10><AAAAA><RRRRR><Z0><xxxx xxxx xxxx xxxx><idle>
Write Operation
<idle><01><01><AAAAA><RRRRR><10><xxxx xxxx xxxx xxxx><idle>
相关PDF资料
PDF描述
DP83848YB/NOPB IC TXRX ETHERNET PHYTERA 48-LQFP
DRM4000-N00-232 DRM 4000 MODULE
DRM4000L-N00-232 MODULE DEAD RECKONING RS-232
DS100BR111SQE/NOPB IC REPEATER 10.3GBPS 2CH 24LLP
DS10BR254TSQX/NOPB IC LVDS REPEAT 1.5GBPS 1:4 40LLP
相关代理商/技术参数
参数描述
DP83848I 制造商:NSC 制造商全称:National Semiconductor 功能描述:Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver
DP83848I_08 制造商:NSC 制造商全称:National Semiconductor 功能描述:PHYTER? - Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver
DP83848I-MAU-EK 功能描述:BOARD EVALUATION DP83848I RoHS:否 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
DP83848I-MAU-EK/NOPB 功能描述:以太网开发工具 DP83848 MAU CARD IND TEMP RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
DP83848I-POE-EK 功能描述:以太网开发工具 DP83848 POE CARD IND TEMP RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: