参数资料
型号: DS1258W
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: DRAM
英文描述: 3.3V 128K x 16 Nonvolatile SRAM(3.3V 128K x 16 非易失性静态RAM)
中文描述: 128K X 16 NON-VOLATILE SRAM MODULE, 150 ns, PDIP40
封装: 0.740 INCH, PLASTIC, DIP-40
文件页数: 2/9页
文件大小: 71K
代理商: DS1258W
DS1258W
022598 2/9
READ MODE
The DS1258W executes a read cycle whenever WE
(Write Enable) is inactive (high) and either/both of CEU
or CEL (Chip Enables) are active (low) and OE (Output
Enable) is active (low). The unique address specified by
the 17 address inputs (A0–A16) defines which of the
131,072 words of data is accessed. The status of CEU
and CEL determines whether all or part of the
addressed word is accessed. If CEU is active with CEL
inactive, then only the upper byte of the addressed word
is accessed. If CEU is inactive with CEL active, then
only the lower byte of the addressed word is accessed.
If both the CEU and CEL inputs are active (low), then the
entire 16–bit word is accessed. Valid data will be avail-
able to the 16 data output drivers within t
ACC
(Access
Time) after the last address input signal is stable, provid-
ing that CEU, CEL and OE access times are also satis-
fied. If CEU, CEL, and OE access times are not satis-
fied, then data access must be measured from the later
occuring signal, and the limiting parameter is either t
CO
for CEU, CEL, or t
OE
for OE rather than address access.
WRITE MODE
The DS1258W executes a write cycle whenever WE
and either/both of CEU or CEL are active (low) after
address inputs are stable. The unique address speci-
fied by the 17 address inputs (A0–A16) defines which of
the 131,072 words of data is accessed. The status of
CEU and CEL determines whether all or part of the
addressed word is accessed. If CEU is active with CEL
inactive, then only the upper byte of the addressed word
is accessed. If CEU is inactive with CEL active, then
only the lower byte of the addressed word is accessed.
If both the CEU and CEL inputs are active (low), then the
entire 16–bit word is accessed. The write cycle is termi-
nated by the earlier rising edge of CEU and/or CEL, or
WE. All address inputs must be kept valid throughout
the write cycle. WE must return to the high state for a
minimum recovery time (t
WR
) before another cycle can
be initiated. The OE control signal should be kept inac-
tive (high) during write cycles to avoid bus contention.
However, if the output drivers are enabled (CEU and/or
CEL, and OE active) then WE will disable the outputs in
t
ODW
from its falling edge.
READ/WRITE FUNCTION
Table 1
OE
WE
CEL
CEU
V
CURRENT
DQ0–DQ7
DQ8–DQ15
CYCLE
PERFORMED
H
H
X
X
I
CCO
High–Z
High–Z
Output Disabled
L
H
L
L
I
CCO
Output
Output
Read Cycle
L
H
L
H
Output
High–Z
L
H
H
L
High–Z
Output
X
L
L
L
I
CCO
Input
Input
W i
Write Cycle
X
L
L
H
Input
High–Z
X
L
H
L
High–Z
Input
X
X
H
H
I
CCS
High–Z
High–Z
Output Disabled
相关PDF资料
PDF描述
DS1259 Battery Manager Chip(电池管理芯片)
DS1260 Smart Battery(智能电池)
DS1265AB 8M Nonvolatile SRAM(8M非易失性静态RAM)
DS1265Y 8M Nonvolatile SRAM(8M非易失性静态RAM)
DS1265Y 8M Nonvolatile SRAM
相关代理商/技术参数
参数描述
DS1258W-100 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube
DS1258W-100# 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube
DS1258W-100IND 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube
DS1258W-100-IND 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V 128k x 16 Nonvolatile
DS1258W-100IND# 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube