参数资料
型号: DS21FF42N+
厂商: Maxim Integrated Products
文件页数: 102/114页
文件大小: 0K
描述: IC FRAMER T1 4X4 16CH 300-BGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 40
控制器类型: T1 调帧器
接口: 并行/串行
电源电压: 2.97 V ~ 3.63 V
电流 - 电源: 300mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 300-BBGA
供应商设备封装: 300-PBGA(27x27)
包装: 管件
DS21FT42/DS21FF42
88 of 114
INSTRUCTION CODES FOR THE DS21352/552 IEEE 1149.1 ARCHITECTURE
Table 22-1
Instruction
Selected Register
Instruction Codes
SAMPLE/PRELOAD
Boundary Scan
010
BYPASS
Bypass
111
EXTEST
Boundary Scan
000
CLAMP
Boundary Scan
011
HIGHZ
Boundary Scan
100
IDCODE
Device Identification
001
Sample/Preload
A mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The
digital I/Os of the DS21Q42 can be sampled at the boundary scan register without interfering with the
normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the
DS21Q42 to shift data into the boundary scan register via JTDI using the Shift-DR state.
Extest
EXTEST allows testing of all interconnections to the DS21Q42. When the EXTEST instruction is
latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the
parallel outputs of all digital output pins will be driven. The boundary scan register will be connected
between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.
Bypass
When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO
through the 1-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the
device’s normal operation.
Idcode
When the IDCODE instruction is latched into the parallel instruction register, the Identification Test
register is selected. The device identification code will be loaded into the Identification register on the
rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the
identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into
the instruction register’s parallel output. The ID code will always have a ‘1’ in the LSB position. The
next 11 bits identify the manufacturer’s JEDEC number and number of continuation bytes followed by 16
bits for the device and 4 bits for the version. See Table 23-2. Table 23-3 lists the device ID codes for the
DS21Q42 and DS21Q44 devices.
相关PDF资料
PDF描述
DS21FT42N IC FRAMER T1 4X3 12CH IND 300BGA
VE-24R-IX-S CONVERTER MOD DC/DC 7.5V 75W
CONREVMCX003.062-L CONN RPMCX FEM EDGE MT 0.062"EXT
PIC18F23K20-E/SP IC PIC MCU FLASH 4KX16 28-DIP
CONREVSMA006.031 CONN RPSMA FML EDGE MULTI 0.031"
相关代理商/技术参数
参数描述
DS21FF42N+ 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FF44 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FF44N 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FT40 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Four x Three 12 Channel E1 Framer
DS21FT40N 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: