参数资料
型号: DS21FF42N+
厂商: Maxim Integrated Products
文件页数: 44/114页
文件大小: 0K
描述: IC FRAMER T1 4X4 16CH 300-BGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 40
控制器类型: T1 调帧器
接口: 并行/串行
电源电压: 2.97 V ~ 3.63 V
电流 - 电源: 300mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 300-BBGA
供应商设备封装: 300-PBGA(27x27)
包装: 管件
DS21FT42/DS21FF42
35 of 114
CCR1: COMMON CONTROL REGISTER 1 (Address=37 Hex)
(MSB)
(LSB)
TESE
ODF
RSAO
TSCLKM
RSCLKM
RESE
PLB
FLB
SYMBOL
POSITION
NAME AND DESCRIPTION
TESE
CCR1.7
Transmit Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
ODF
CCR1.6
Output Data Format.
0 = bipolar data at TPOS and TNEG
1 = NRZ data at TPOS; TNEG = 0
RSAO
CCR1.5
Receive Signaling All One’s. This bit should not be enabled
if hardware signaling is being utilized. See Section 14 for
more details.
0 = allow robbed signaling bits to appear at RSER
1 = force all robbed signaling bits at RSER to one
TSCLKM
CCR1.4
TSYSCLK Mode Select.
0 = if TSYSCLK is 1.544 MHz
1 = if TSYSCLK is 2.048 MHz
RSCLKM
CCR1.3
RSYSCLK Mode Select.
0 = if RSYSCLK is 1.544 MHz
1 = if RSYSCLK is 2.048 MHz
RESE
CCR1.2
Receive Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
PLB
CCR1.1
Payload Loopback.
0 = loopback disabled
1 = loopback enabled
FLB
CCR1.0
Framer Loopback.
0 = loopback disabled
1 = loopback enabled
PAYLOAD LOOPBACK
When CCR1.1 is set to a one, the DS21Q42 will be forced into Payload LoopBack (PLB). Normally, this
loopback is only enabled when ESF framing is being performed but can be enabled also in D4 framing
applications. In a PLB situation, the DS21Q42 will loop the 192 bits of payload data (with BPVs
corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6
calculation, and the FDL bits are not looped back, they are reinserted by the DS21Q42. When PLB is
enabled, the following will occur:
1. Data will be transmitted from the TPOS and TNEG pins synchronous with RCLK instead of TCLK
2. All of the receive side signals will continue to operate normally
3. The TCHCLK and TCHBLK signals are forced low
4. Data at the TSER, and TSIG pins is ignored
5. The TLCLK signal will become synchronous with RCLK instead of TCLK
相关PDF资料
PDF描述
DS21FT42N IC FRAMER T1 4X3 12CH IND 300BGA
VE-24R-IX-S CONVERTER MOD DC/DC 7.5V 75W
CONREVMCX003.062-L CONN RPMCX FEM EDGE MT 0.062"EXT
PIC18F23K20-E/SP IC PIC MCU FLASH 4KX16 28-DIP
CONREVSMA006.031 CONN RPSMA FML EDGE MULTI 0.031"
相关代理商/技术参数
参数描述
DS21FF42N+ 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FF44 功能描述:网络控制器与处理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FF44N 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21FT40 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Four x Three 12 Channel E1 Framer
DS21FT40N 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: