- 您现在的位置：买卖IC网 > PDF目录11582 > DS3112+ (Maxim Integrated Products)IC MUX TEMPE T3/E3 256-BGA PDF资料下载
参数资料
| 型号： | DS3112+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 30/133页 |
| 文件大小： | 0K |
| 描述： | IC MUX TEMPE T3/E3 256-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 40 |
| 控制器类型： | 调帧器，多路复用器 |
| 接口： | 并行/串行 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 150mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-PBGA（27x27） |
| 包装： | 管件 |
| 产品目录页面： | 1419 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
DS3112
125 of 133
14.5
T3 Framing Structure
As with M12, to understand the M23 function requires an understanding of T3 framing. The T3 frame
structure is very similar to the T2 frame structure; however, it is made up of seven M subframes (see
). The seven M subframes are transmitted one after another (...M1/M2/M3/.../
M6/M7M1/M2...) to make up the complete T3 M frame structure. Each M subframe is made up of eight
blocks and each block is made up of 85 bits. The first bit of each block is dedicated to overhead and the
next 84 bits are the information bits where the T2 data will be placed for transport. Table 14-3 shows the
definitions of the overhead bits, and Figure 14-5 shows the placements of the overhead bits.
Table 14-3. T3 Overhead Bit Assignments
OVERHEAD
BIT
DESCRIPTION
M Bits
(M1/M2/M3)
The M bits provide the frame alignment pattern for the seven M subframes. Like all framing
patterns, the M bits are fixed to a certain state (M1 = 0/M2 = 1/M3 = 0).
F Bits
(F1/F2/F3/F4)
The F bits provide the frame alignment pattern for the M frame. Like all framing patterns,
the F bits are fixed to a certain state (F1 = 1/F2 = 0/F3 = 0/F4 = 1).
C Bits
(C1/C2/C3)
In the M23 application, the C bits are used to indicate when stuffing occurs. If all three C
bits within a subframe are set to 1, then stuffing has occurred in the stuff block of that
subframe. If all three C bits are set to zero, then no stuffing has occurred. When the three C
bits are not equal, a majority vote is used to determine the true state.
In the C-Bit Parity application, the C bits are defined as shown in Table 14-4.
P Bits
(P1/P2)
The P bits provide parity information for the preceding M frame (not including the M, F, X,
and C overhead bits). P1 and P2 are always the same value (if they are not the same value,
this implies a parity error).
X Bits
(X1/X2)
The X bit is used as a Remote Alarm Indication (RAI). It will be set to a zero (X1 = X2 = 0)
when the T3 framer cannot synchronize or detects AIS. It will be set to a one (X1 = X2 = 1)
otherwise. The value of the X bits should not change more than once per second. X1 and X2
are always the same value.
14.6 M23 Multiplexing
The M23 function multiplexes seven T2 data streams into a single T3 data stream. The seven T2 data
streams are bit interleaved into the T3 framing structure. A bit from T2 line #1 is placed immediately
after the overhead bit in the information bit field, followed by a bit from T2 line #2, and so on. Since
there are 84 information bits in each block, there are 12 bits from each T2 line in a block.
The seven T2 lines are mapped asynchronously into the T3 data stream. This implies that there is no T2
framing information passed to the T3 level. The seven T2 lines can have independent timing sources and
they do not need to be timing locked to the T3 clock. To account for differences in timing, bit stuffing is
used. The last block of each M subframe is the stuff block (
). In each stuff block there is an
associated stuff bit (Figure 14-6) that will be either an information bit (if the three C bits are decoded to
be zero) or a stuff bit (if the three C bits are decoded to be a one). As shown in Figure 14-6, the position
of the stuff bit varies depending on the M subframe. This is done to allow a stuffing opportunity to occur
on each T2 line in every T3 frame. For example, if the C bits in M Subframe 5 were all set to one, then
the fifth bit after the F4 overhead bit in the last block would be a stuff bit instead of an information bit.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16F1847-E/P | MCU 14KB FLASH 1KB RAM 18PDIP |
| DS21Q43AT+ | IC FRAMER E1 QUAD 5V IND 128TQFP |
| PIC16LF1847-E/P | MCU 14KB FLASH 1KB RAM 18PDIP |
| DS21Q43AT | IC FRAMER E1 QUAD 5V IND 128TQFP |
| DS2143Q | IC CONTROLLER E1 5V LP 44-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3112+ | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112+W | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112D1 | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112D1+ | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112DK | 功能描述:网络开发工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。