- 您现在的位置：买卖IC网 > PDF目录1916 > DS80C410-FNY+ (Maxim Integrated Products)IC MCU 75MHZ 16MB HP 100-LQFP PDF资料下载
参数资料
| 型号： | DS80C410-FNY+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 94/102页 |
| 文件大小： | 0K |
| 描述： | IC MCU 75MHZ 16MB HP 100-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 75MHz |
| 连通性： | 1 线，CAN，EBI/EMI，以太网，SIO，UART/USART |
| 外围设备： | 电源故障复位，WDT |
| 输入/输出数： | 64 |
| 程序存储器容量： | 64KB（64K x 8） |
| 程序存储器类型： | ROM |
| RAM 容量： | 64K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.62 V ~ 3.6 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 100-LQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页当前第94页第95页第96页第97页第98页第99页第100页第101页第102页
DS80C410/DS80C411 Network Microcontrollers with Ethernet and CAN
91 of 102
register, the receive shift register holds the new byte and waits until the user reads the receive buffer, clearing the
RBF flag. Thus, if both RSRF and RBF are set, no further transmissions should be made on the 1-Wire bus, or else
data can be lost, as the byte in the receive shift register is overwritten by the next received data.
To read data from a slave device, the bus master must first be ready to transmit data depending on commands in
the command register already set up by the CPU. Data is retrieved from the bus in a similar fashion to a write
operation. The CPU initiates a read operation by writing FFh data to the transmit buffer. The data that is then
shifted into the receive shift register is the wired-AND of the bus master write data (FFh) and the data from the
slave device. When the receive shift register is full, the data is transferred to the receive buffer (if RBF = 0), where
it can be read by the CPU. Additional bytes can be read by sending FFh again. If the slave device is not ready to
respond to read request, the data received the by the bus master is identical to that which was transmitted (FFh).
Bus Master Commands
The 1-Wire bus master can generate special commands on the 1-Wire bus in addition to transmitting and receiving
data. These commands are generated through the setting of a corresponding bit in the command register
(xxxxx000h). These operational modes are defined in The Book of iButton Standards available on our website at
1WR (Bit 0): 1-Wire Reset. Setting this bit to logic 1 causes a reset of the 1-Wire bus, which must precede any
command given on the bus. Setting this bit also automatically clears the SRA bit. The 1WR bit is automatically
cleared as soon as the 1-Wire bus reset completes. The bus master sets the presence-detect interrupt flag (PD)
when the reset is completed and sufficient time for a 1-Wire reset to occur has passed. The result of the 1-Wire
reset is placed in the interrupt register bit PDR. If a presence-detect pulse was received, PDR is cleared; otherwise,
it is set.
SRA (Bit 1): Search ROM Accelerator. Setting this bit to logic 1 places the bus master into search-ROM-
accelerator mode in order to expedite the search ROM process. The general principle of the search ROM process
is to deselect one device after another at every conflicting ROM ID bit position of the attached slave devices. Using
the search ROM process, the bus master can ultimately learn the ROM ID for each device attached to the 1-Wire
bus. To prevent the CPU from having to perform many bit manipulations during a search ROM process, the search-
ROM-accelerator mode can be invoked, allowing the CPU to send 16 bytes of data to complete a single search
ROM pass. Details about the search ROM algorithm can be found in The Book of iButton Standards or the High-
Speed Microcontroller User’s Guide: Network Microcontroller Supplement.
FOW (Bit 2): Force OW Line Low. Setting this bit to logic 1 forces the OW line to a low value if the EN_FOW bit in
the control register is also set to logic 1. The FOW bit has no affect on the OW line when the EN_FOW bit is
cleared to logic 0.
OW_IN (Bit 3): OW Line Input. This bit always reflects the current logic state of the OW line.
Bus Master Controls
The 1-Wire bus master can perform certain special functions to support OW line operation. These special functions
can be configured through the control register (xxxxx101h).
LLM (Bit 0): Long Line Mode. This bit is used to enable the long-line mode timing. Setting this bit to logic 1
effectively moves the ‘write one’ release and data-sample timing during standard mode communication out to 8s
and 22s, respectively. The recovery time is extended to 14s. This provides a less strict environment for long line
transmissions. Clearing this bit to logic 0 leaves the ‘write one’ release, data sampling, and recovery time (during
standard mode communication) at 5s, 15s, and 10s, respectively.
PPM (Bit 1): Presence Pulse Masking. This bit is used to enable/disable the presence pulse-masking function.
Setting this bit to logic 1 causes the bus master to initiate the beginning of a presence pulse during a 1-Wire reset.
This enables the master to prevent the larger amount of ringing caused by slave devices pulling the OW line low. If
the PPM bit is set, the PDR result bit in the interrupt flag register is always set, indicating that a slave device is
present on the OW line (even if there are none). Clearing the PPM bit to logic 0 disables the presence pulse-
masking function.
相关PDF资料 |
PDF描述 |
|---|---|
| DS8102+ | IC MODULATOR/DECODER 16-TSSOP |
| DS8113-JNG+ | IC INTERFACE SMART CARD 28-TSSOP |
| DS8313-RRX+ | IC INTERFACE SMART CARD 28-SOIC |
| DS8500-JND+T&R | IC MODEM HART SGL 3.6V 20-TQFN |
| DS87C520-ENL | IC MCU EPROM/ROM 33MH IND 44TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS80C410-FNY+ | 功能描述:8位微控制器 -MCU Network MCU w/Ethernet & CAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C411 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN |
| DS80C411-FNY | 功能描述:8位微控制器 -MCU Network MCU w/Ethernet & CAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80C411-FNY+ | 功能描述:8位微控制器 -MCU Network MCU w/Ethernet & CAN RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| DS80CH11 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:System Energy Manager |
发布紧急采购，3分钟左右您将得到回复。