- 您现在的位置：买卖IC网 > PDF目录1917 > DSP56F827FG80E (Freescale Semiconductor)IC HYBRID CTRLR 16BIT 128-LQFP PDF资料下载
参数资料
| 型号： | DSP56F827FG80E |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 7/60页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR 16BIT 128-LQFP |
| 标准包装： | 72 |
| 系列： | 56F8xx |
| 核心处理器： | 56800 |
| 芯体尺寸： | 16-位 |
| 速度： | 80MHz |
| 连通性： | EBI/EMI，SCI，SPI，SSI |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 64 |
| 程序存储器容量： | 136KB（68K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 5K x 16 |
| 电压 - 电源 (Vcc/Vdd)： | 2.25 V ~ 2.75 V |
| 数据转换器： | A/D 10x12b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 128-LQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Signals and Package Information
56F827 Technical Data, Rev. 12
Freescale Semiconductor
15
GPIOB0
124
Input/Output
Port B GPIO—These eight dedicated General Purpose I/O (GPIO) pins can
be individually programmed as input or output pins.
After reset, the default state is GPIO input.
GPIOB1
123
GPIOB2
122
GPIOB3
121
GPIOB4
120
GPIOB5
119
GPIOB6
118
GPIOB7
117
GPIOD0
98
Input/ Output
Port D GPIO—These eight dedicated GPIO pins can be individually
programmed as an input or output pins.
After reset, the default state is GPIO input.
GPIOD1
97
GPIOD2
96
GPIOD3
95
GPIOD4
94
GPIOD5
93
GPIOD6
92
GPIOD7
91
SRD
(GPIOC0)
55
Input/Output
SSI Receive Data (SRD)—This input pin receives serial data and transfers the
data to the SSI Receive Shift Receiver.
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
SRFS
(GPIOC1)
54
Input/Output
SSI Serial Receive Frame Sync (SRFS)—This bidirectional pin is used by the
receive section of the SSI as frame sync I/O or flag I/O. The STFS can be
used only by the receiver. It is used to synchronize data transfer and can be an
input or an output.
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
SRCK
(GPIOC2)
53
Input/Output
SSI Serial Receive Clock (SRCK)—This bidirectional pin provides the serial
bit rate clock for the Receive section of the SSI. The clock signal can be
continuous or gated and can be used by both the transmitter and receiver in
synchronous mode.
Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of
being individually programmed as input or output.
After reset, the default state is GPIO input.
Table 2-2 56F827 Signal and Package Information for the 128 Pin LQFP (Continued)
Signal Name
Pin No.
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| DSPB56362AG120 | IC DSP 24BIT AUD 120MHZ 144-LQFP |
| DSPB56364AF100 | IC DSP 24BIT AUD 100MHZ 100-LQFP |
| DSPB56366AG120 | IC DSP 24BIT AUD 120MHZ 144-LQFP |
| DSPB56367AG150 | IC DSP 24BIT 150MHZ 144-LQFP |
| DSPB56371AF180 | IC DSP 24BIT 180MHZ 80-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSP56F827FG80E | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor |
| DSP56F827FG80E | 制造商:Freescale Semiconductor 功能描述:DSP LQFP128 3.6V |
| DSP56F827PB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:56F827 16-Bit Hybrid Controller Product Brief |
| DSP56F827PB/D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F8XXBLUM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:56F8xx Serial Bootloader User Manual |
发布紧急采购，3分钟左右您将得到回复。