- 您现在的位置：买卖IC网 > PDF目录16057 > EF-ISE-LOG-FL (Xilinx Inc)DESIGN SUITE LOGIC EDITION PDF资料下载
参数资料
| 型号： | EF-ISE-LOG-FL |
| 厂商： | Xilinx Inc |
| 文件页数： | 34/50页 |
| 文件大小： | 0K |
| 描述： | DESIGN SUITE LOGIC EDITION |
| 标准包装： | 1 |
| 系列： | ISE® 设计套件 |
| 类型： | 集成软件环境（ISE） |
| 适用于相关产品： | Xilinx FPGAs |
| 其它名称： | Q5689019A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
Chapter 2: What’s New in PlanAhead Software
Message Manager
A new Messages view consolidates error, critical warning, warning, and informational
messages from PlanAhead and ISE software tools into a single view. Messages are linked to
the source code to allow for quick exploration and resolution of any errors or warnings.
Netlist View Additions and Modifications
The following subsections describe the additions and modifications to the PlanAhead
Netlist view.
Clocking Resource View
The new Clocking Resource view enables you to visualize and assign clocking-related sites
and physical resources within the FPGA.
Folders for Component Switching Limits
There are new folders in the Timing Results view imported from TRACE that better
organize the component pin switching limit violations with setup and hold violations. The
violations are sorted and the worst violation is displayed first within a constraint.
Enhanced Slack Histogram Report
PlanAhead release 13 contains an improved slack histogram feature which creates a
graphical bar chart corresponding to collections of paths within ranges from most negative
to most positive.
Device View Enhancements
PlanAhead Release 13 contains the following enhancements.
Device Resource Details
The Device view in PlanAhead has been enhanced to provide more detail for device
resources, such as pins on slices and BEL-level pins for Virtex?-6 and Virtex-7 devices, and
the Timing Path provides annotation on pins upon full placement.
Multiple Instance Drag and Drop
PlanAhead now allows moving multiple instances in the device view at the same time.
This allows users to move instances that are already placed in a group, and all location
constraints are translated together.
Schematic View Enhancements
PlanAhead supports tracing logic between two selected objects in the Schematic view. Any
two objects can be selected, and the PlanAhead software will trace and draw any
intermediate logic connections between them within a schematic.
XPA Integration
PlanAhead has added the ability to launch Xilinx Power Analyzer (XPA) to analyze power
on implemented designs. To launch XPA, open an implemented design, and click the
XPower Analyzer icon.
34
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.2)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JVN-EZ-F4 | CONVERTER MOD DC/DC 18.5V 25W |
| VE-JVM-EZ-F2 | CONVERTER MOD DC/DC 10V 25W |
| VE-JVM-EY-S | CONVERTER MOD DC/DC 10V 50W |
| VE-JVL-EZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| M3BFK-4018J | IDC CABLE - MSR40K/MC40G/MCF40K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EF-ISE-LOG-NL | 功能描述:DESIGN SUITE LOGIC EDITION ISE12 RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| EF-ISE-SYSTEM-FL | 功能描述:ISE DESIGN SYST FLOATING LICENSE RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| EF-ISE-SYSTEM-NL | 功能描述:SOFTWARE ISE SYS EDITION RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| EFJ02-001M | 制造商:Black Box Corporation 功能描述:TOSLINK TO MINI PLUG PATCH COR |
| EFJ04-001M | 制造商:Black Box Corporation 功能描述:PREMIUM GRADE DIGITAL OPTICAL CABLE 1 METER |
发布紧急采购，3分钟左右您将得到回复。