参数资料
| 型号： | EPF6024ATC144-3N |
| 厂商： | Altera |
| 文件页数： | 24/52页 |
| 文件大小： | 0K |
| 描述： | IC FLEX 6000 FPGA 24K 144-TQFP |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 180 |
| 系列： | FLEX 6000 |
| LAB/CLB数： | 196 |
| 逻辑元件/单元数： | 1960 |
| 输入/输出数： | 117 |
| 门数： | 24000 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
30
Altera Corporation
FLEX 6000 Programmable Logic Device Family Data Sheet
Generic Testing
Each FLEX 6000 device is functionally tested. Complete testing of each
configurable SRAM bit and all logic functionality ensures 100%
configuration yield. AC test measurements for FLEX 6000 devices are
made under conditions equivalent to those shown in Figure 17. Multiple
test patterns can be used to configure devices during all stages of the
production flow.
Figure 17. AC Test Conditions
Table 10. JTAG Timing Parameters & Values
Symbol
Parameter
Min
Max
Unit
tJCP
TCK
clock period
100
ns
tJCH
TCK
clock high time
50
ns
tJCL
TCK
clock low time
50
ns
tJPSU
JTAG port setup time
20
ns
tJPH
JTAG port hold time
45
ns
tJPCO
JTAG port clock-to-output
25
ns
tJPZX
JTAG port high impedance to valid output
25
ns
tJPXZ
JTAG port valid output to high impedance
25
ns
tJSSU
Capture register setup time
20
ns
tJSH
Capture register hold time
45
ns
tJSCO
Update register clock-to-output
35
ns
tJSZX
Update register high impedance to valid
output
35
ns
tJSXZ
Update register valid output to high
impedance
35
ns
VCC
To Test
System
C1 (includes
JIG capacitance)
Device input
rise and fall
times < 3 ns
464
(703
)
Device
Output
(8.06 k
)
[521
]
[481
]
250
Power supply transients can affect
AC measurements. Simultaneous
transitions of multiple outputs
should be avoided for accurate
measurement. Threshold tests must
not be performed under AC conditions.
Large-amplitude, fast-ground-current
transients normally occur as the
device outputs discharge the load
capacitances. When these transients
flow through the parasitic
inductance between the device
ground pin and the test system ground,
significant reductions in observable
noise immunity can result. Numbers
without parentheses are for 5.0-V
devices or outputs. Numbers in
parentheses are for 3.3-V devices or
outputs. Numbers in brackets are for
2.5-V devices or outputs.
相关PDF资料 |
PDF描述 |
|---|---|
| AT28C256F-15SU | IC EEPROM 256KBIT 150NS 28SOIC |
| EPF6024ATC144-3 | IC FLEX 6000 FPGA 24K 144-TQFP |
| AT28HC256E-12TU | IC EEPROM 256KBIT 120NS 28TSOP |
| AGL400V5-CS196 | IC FPGA 1KB FLASH 400K 196-CSP |
| AT27C4096-55JU | IC OTP 4MBIT 55NS 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPF8001GM | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:10/100 LAN Interface Module with Common Mode Termination |
| EPF8007M | 制造商:PCA 功能描述: |
| EPF8008 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module |
| EPF8008A | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module |
| EPF8010GH | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:10/100Base-TX Interface Module with Enhanced Common Mode Attenuation |
发布紧急采购，3分钟左右您将得到回复。