参数资料
| 型号： | EPF6024ATC144-3N |
| 厂商： | Altera |
| 文件页数： | 7/52页 |
| 文件大小： | 0K |
| 描述： | IC FLEX 6000 FPGA 24K 144-TQFP |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 180 |
| 系列： | FLEX 6000 |
| LAB/CLB数： | 196 |
| 逻辑元件/单元数： | 1960 |
| 输入/输出数： | 117 |
| 门数： | 24000 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Altera Corporation
15
FLEX 6000 Programmable Logic Device Family Data Sheet
Normal Mode
The normal mode is suitable for general logic applications, combinatorial
functions, or wide decoding functions that can take advantage of a
cascade chain. In normal mode, four data inputs from the LAB local
interconnect and the carry-in are inputs to a 4-input LUT. The Altera
software automatically selects the carry-in or the DATA3 signal as one of
the inputs to the LUT. The LUT output can be combined with the cascade-
in signal to form a cascade chain through the cascade-out signal.
Arithmetic Mode
The arithmetic mode is ideal for implementing adders, accumulators, and
comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT
computes a 3-input function; the other generates a carry output. As shown
in Figure 7, the first LUT uses the carry-in signal and two data inputs from
the LAB local interconnect to generate a combinatorial or registered
output. For example, when implementing an adder, this output is the sum
of three signals: DATA1, DATA2, and carry-in. The second LUT uses the
same three signals to generate a carry-out signal, thereby creating a carry
chain. The arithmetic mode also supports simultaneous use of the cascade
chain.
The Altera software implements logic functions to use the arithmetic
mode automatically where appropriate; the designer does not have to
decide how the carry chain will be used.
Counter Mode
The counter mode offers counter enable, synchronous up/down control,
synchronous clear, and synchronous load options. The counter enable and
synchronous up/down control signals are generated from the data inputs
of the LAB local interconnect. The synchronous clear and synchronous
load options are LAB-wide signals that affect all registers in the LAB.
Consequently, if any of the LEs in a LAB use counter mode, other LEs in
that LAB must be used as part of the same counter or be used for a
combinatorial function. In addition, the Altera software automatically
places registers that are not in the counter into other LABs.
The counter mode uses two 3-input LUTs: one generates the counter data
and the other generates the fast carry bit. A 2-to-1 multiplexer provides
synchronous loading, and another AND gate provides synchronous
clearing. If the cascade function is used by an LE in counter mode, the
synchronous clear or load will override any signal carried on the cascade
chain. The synchronous clear overrides the synchronous load.
相关PDF资料 |
PDF描述 |
|---|---|
| AT28C256F-15SU | IC EEPROM 256KBIT 150NS 28SOIC |
| EPF6024ATC144-3 | IC FLEX 6000 FPGA 24K 144-TQFP |
| AT28HC256E-12TU | IC EEPROM 256KBIT 120NS 28TSOP |
| AGL400V5-CS196 | IC FPGA 1KB FLASH 400K 196-CSP |
| AT27C4096-55JU | IC OTP 4MBIT 55NS 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPF8001GM | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:10/100 LAN Interface Module with Common Mode Termination |
| EPF8007M | 制造商:PCA 功能描述: |
| EPF8008 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module |
| EPF8008A | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module |
| EPF8010GH | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:10/100Base-TX Interface Module with Enhanced Common Mode Attenuation |
发布紧急采购，3分钟左右您将得到回复。