参数资料
型号: EVAL-AD9880-ABZ
厂商: Analog Devices Inc
文件页数: 20/64页
文件大小: 0K
描述: KIT MODULE VIDEO INPUT AD9880
标准包装: 1
主要目的: 视频,视频处理
嵌入式:
已用 IC / 零件: AD9880
主要属性: HDMI 接收器和模拟接口
次要属性: 3 路 8 位 150MSPS ADC
已供物品:
AD9880
Rev. 0 | Page 27 of 64
Hex
Address
Read/Write
or Read Only
Bits
Default
Value
Register Name
Description
11 = 12-bit 4:2:2 (HDMI can have 12-bit 4:2:2 data).
[1]
******1*
Primary Output
Enable
Enables primary output.
[0]
*******0
Secondary Output
Enable
Enables secondary output (DDR 4:2:2 in Output Modes 1 and 2).
0x26
Read/Write
[7]
0*******
Output Three-State
Three-state the outputs.
[6]
*0******
SOG Three-State
Three-state the SOG output.
[5]
**0*****
SPDIF Three-State
Three-state the SPDIF output.
[4]
***0****
I2S Three-State
Three-state the I2S output and the MCLK out.
[3]
****1***
Power-Down Pin
Polarity
Sets polarity of power-down pin.
0 = active low.
1 = active high.
Selects the function of the power-down pin.
[2:1]
*****00*
Power-Down Pin
Function
00 = power-down.
01 = power-down and three-state SOG.
10 = three-state outputs only.
11 = three-state outputs and SOG.
[0]
*******0
Power-Down
0 = normal.
1 = power-down.
0x27
Read/Write
[7]
1*******
Auto Power-Down
Enable
0 = disable auto low power state.
1 = enable auto low power state.
[6]
*0******
HDCP A0
Sets the LSB of the address of the HDCP I2C. Set to 1 only for a
second receiver in a dual-link configuration.
0 = Use internally generated MCLK.
1 = Use external MCLK input.
[5]
**0*****
MCLK External
Enable
If an external MCLK is used then it must be locked to the video
clock according to the CTS and N available in the I2C. Any mis-
match between the internal MCLK and the input MCLK results in
dropped or repeated audio samples.
[4]
***0****
BT656 EN
Enables EAV/SAV codes to be inserted into the video output
data.
[3]
****0***
Force DE Generation
Allows use of the internal DE generator in DVI mode.
[2:0]
*****000
Interlace Offset
Sets the difference (in Hsyncs) in field length between Field 0
and Field 1.
0x28
Read/Write
[7:2]
011000**
VS Delay
Sets the delay (in lines) from Vsync leading edge to the start of
active video.
[1:0]
******01
HS Delay MSB
MSB, Register 0x29.
0x29
Read/Write
[7:0]
00000100
HS Delay
Sets the delay (in pixels) from Hsync leading edge to the start of
active video.
0x2A
Read/Write
[3:0]
****0101
Line Width MSB
MSB, Register 0x2B.
0x2B
Read/Write
[7:0]
00000000
Line Width
Sets the width of the active video line (in pixels).
0x2C
Read/Write
[3:0]
****0010
Screen Height MSB
MSB, Register 0x2D.
0x2D
Read/Write
[7:0]
11010000
Screen Height
Sets the height of the active screen (in lines).
0x2E
Read/Write
[7]
0*******
Ctrl EN
Allows Ctrl [3:0] to be output on the I2s data pins.
00 = I2S mode.
[6:5]
*00*****
I2S Out Mode
01 = right-justified.
10 = left-justified.
11 = raw IEC60958 mode.
[4:0]
***11000
I2S Bit Width
Sets the desired bit width for right-justified mode.
相关PDF资料
PDF描述
EVAL-ADV7611EB2Z BOARD EVALUATION FOR ADV7611
1-1906012-2 CA 2.0MM OFNR 50/125,LC SEC RED
4922R-17L INDUCTOR 22UH POWER SMD
GMM12DTAD CONN EDGECARD 24POS R/A .156 SLD
S200-2-W1-22-9 SOLDERSLEEVE SHLD TERMI W/LEADS
相关代理商/技术参数
参数描述
EVAL-ADAS1000EBZU1 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
EVAL-ADAS1000SDZ 功能描述:数据转换 IC 开发工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
EVAL-ADAS1000SDZU3 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits)
EVAL-ADAS1000SDZU4 制造商:Analog Devices 功能描述:EVAL BOARD ANAS1000 ECG AFE
EVAL-ADAS1127CBZ 功能描述:BOARD EVAL FOR ADAS1127 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件