参数资料
型号: EVAL-AD9880-ABZ
厂商: Analog Devices Inc
文件页数: 32/64页
文件大小: 0K
描述: KIT MODULE VIDEO INPUT AD9880
标准包装: 1
主要目的: 视频,视频处理
嵌入式:
已用 IC / 零件: AD9880
主要属性: HDMI 接收器和模拟接口
次要属性: 3 路 8 位 150MSPS ADC
已供物品:
AD9880
Rev. 0 | Page 38 of 64
0x04 7-3
Phase Adjust
These bits provide a phase adjustment for the DLL to
generate the ADC clock. A 5-bit value that adjusts the
sampling phase in 32 steps across one pixel time. Each
step represents an 11.25° shift in sampling phase. The
power up default is 16.
INPUT GAIN
0x05
7-0
Red Channel Gain
These bits control the programmable gain amplifier
(PGA) of the red channel. The AD9880 can accom-
modate input signals with a full-scale range of
between 0.5 V and 1.0 V p-p. Setting the red gain to
255 corresponds to an input range of 1.0 V. A red gain
of 0 establishes an input range of 0.5 V. Note that
increasing red gain results in the picture having less
contrast (the input signal uses fewer of the available
converter codes). The power-up default is 0x80.
0x06
7-0
Green Channel Gain
These bits control the PGA of the green channel. The
AD9880 can accommodate input signals with a full-
scale range of between 0.5 V and 1.0 V p-p. Setting the
green gain to 255 corresponds to an input range of 1.0
V. A green gain of 0 establishes an input range of 0.5 V.
Note that increasing green gain results in the picture
having less contrast (the input signal uses fewer of the
available converter codes). The power-up default is
0x80.
0x07
7-0
Blue Channel Gain
These bits control the PGA of the blue channel. The
AD9880 can accommodate input signals with a full-
scale range of between 0.5 V and 1.0 V p-p. Setting the
blue gain to 255 corresponds to an input range of
1.0 V. A blue gain of 0 establishes an input range of
0.5 V. Note that increasing blue gain results in the
picture having less contrast (the input signal uses
fewer of the available converter codes). The power-up
default is 0x80.
INPUT OFFSET
0x08
7-0
Red Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset,
regardless of the clamp feedback setting.
The power-up default is 0.
0x09
7-0
Red Channel Offset
These eights bits are the red channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/128 LSBs of adjust-
ment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
0x0A
7-0
Green Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regard-
less of the clamp feedback setting. The power-up
default is 0.
0x0B
7-0
Green Channel Offset
These eight bits are the green channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/128 LSBs of adjust-
ment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
0x0C
7-0
Blue Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regard-
less of the clamp feedback setting. The power-up
default is 0.
相关PDF资料
PDF描述
EVAL-ADV7611EB2Z BOARD EVALUATION FOR ADV7611
1-1906012-2 CA 2.0MM OFNR 50/125,LC SEC RED
4922R-17L INDUCTOR 22UH POWER SMD
GMM12DTAD CONN EDGECARD 24POS R/A .156 SLD
S200-2-W1-22-9 SOLDERSLEEVE SHLD TERMI W/LEADS
相关代理商/技术参数
参数描述
EVAL-ADAS1000EBZU1 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
EVAL-ADAS1000SDZ 功能描述:数据转换 IC 开发工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
EVAL-ADAS1000SDZU3 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits)
EVAL-ADAS1000SDZU4 制造商:Analog Devices 功能描述:EVAL BOARD ANAS1000 ECG AFE
EVAL-ADAS1127CBZ 功能描述:BOARD EVAL FOR ADAS1127 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件