- 您现在的位置：买卖IC网 > PDF目录16441 > EVAL-AD9880-ABZ (Analog Devices Inc)KIT MODULE VIDEO INPUT AD9880 PDF资料下载
参数资料
| 型号： | EVAL-AD9880-ABZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 41/64页 |
| 文件大小： | 0K |
| 描述： | KIT MODULE VIDEO INPUT AD9880 |
| 标准包装： | 1 |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要属性： | HDMI 接收器和模拟接口 |
| 次要属性： | 3 路 8 位 150MSPS ADC |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9880
Rev. 0 | Page 46 of 64
Table 56. SOGOUT Three-State
Select
Result
0
Normal I2S output
1
I2S pins in high impedance mode.
0x26
3
Power-Down Polarity
This bit defines the polarity of the input power-down
pin. The power-up default setting is 1.
Table 57. Power-Down Input Polarity
Select
Result
0
Power-down pin is active low
1
Power-down pin is active high
0x26
2-1
Power-Down Pin Function
These bits define the different operational modes of
the power-down pin. These bits are functional only
when the power-down pin is active; when it is not
active, the part is powered up and functioning. The
power-up default setting is 00.
Table 58. Power Down Pin Function
PWRDN
Pin
Function
Result
00
The chip is powered down and all outputs except
SOGOUT are in high impedance mode.
01
The chip is powered down and all outputs are in
high impedance mode.
10
The chip remains powered up, but all outputs
except SOGOUT are in high impedance mode.
11
The chip remains powered up, but all outputs are
in high impedance mode.
0x26
0
Power-Down
This bit is used to put the chip in power-down mode.
In this mode the chips power dissipation is reduced to
a fraction of the typical power (see Table 1 for exact
power dissipation). When in power-down, the
HSOUT, VSOUT, DATACK, and all 30 of the data
outputs are put into a high impedance state. Note that
the SOGOUT output is not put into high impedance.
Circuit blocks that continue to be active during
power-down include the voltage references, sync
processing, sync detection, and the serial register.
These blocks facilitate a fast start-up from power-
down. The power-up default setting is 0.
Table 59. Power-Down Settings
Select
Result
0
Normal operation
1
Power-Down
0x27
7
Auto Power-Down Enable
This bit enables the chip to go into low power mode,
or seek mode if no sync inputs are detected. The
power-up default setting is 1.
Table 60. Auto Power-Down Select
Auto
Power Down
Result
0
Auto power down disabled
1
Chip powers down if no sync inputs present
0x27
6
HDCP A0 Address
This bit sets the LSB of the address of the HDCP I2C.
This should be set to 1 only for a second receiver in a
dual-link configuration. The power-up default is 0.
0x27
5
MCLK External Enable
This bit enables the MCLK to be supplied externally. If
an external MCLK is used, then it must be locked to
the video clock according to the CTS and N available
in the I2C. Any mismatch between the internal MCLK
and the input MCLK results in dropped or repeated
audio samples. The power-up default setting is 0.
Table 61. MCLK External Select
Select
Result
0
Use internally generated MCLK
1
Use external MCLK input
BT656 GENERATION
0x27
4
BT656 Enable
This bit enables the output to be BT656-compatible
with defined start of active video (SAV) and end of
active video (EAV) controls to be inserted. These
require specification of the number of active lines,
active pixels per line, and delays to place these
markers. The power-up default setting is 0.
Table 62. BT656 Mode
Select
Result
0
Disable BT656 video mode
1
Enable BT656 video mode
0x27
3
Force DE Generation
This bit allows the use of the internal DE generator in
DVI mode. The power-up default setting is 0.
Table 63. DE Generation
Select
Result
0
Internal DE generation disabled
1
Force DE generation via programmed registers
0x27
2-0
Interlace Offset
These bits define the offset in Hsyncs from Field 0 to
Field 1. The power-up default setting is 000.
0x28
7-2
Vsync Delay
These bits set the delay (in lines) from the leading
edge of Vsync to active video. The power-up default
setting is 24.
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-ADV7611EB2Z | BOARD EVALUATION FOR ADV7611 |
| 1-1906012-2 | CA 2.0MM OFNR 50/125,LC SEC RED |
| 4922R-17L | INDUCTOR 22UH POWER SMD |
| GMM12DTAD | CONN EDGECARD 24POS R/A .156 SLD |
| S200-2-W1-22-9 | SOLDERSLEEVE SHLD TERMI W/LEADS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADAS1000EBZU1 | 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| EVAL-ADAS1000SDZ | 功能描述:数据转换 IC 开发工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| EVAL-ADAS1000SDZU3 | 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits) |
| EVAL-ADAS1000SDZU4 | 制造商:Analog Devices 功能描述:EVAL BOARD ANAS1000 ECG AFE |
| EVAL-ADAS1127CBZ | 功能描述:BOARD EVAL FOR ADAS1127 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。