- 您现在的位置：买卖IC网 > PDF目录67672 > GT-48006A (Galileo Technology Services, LLC) Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、双端口10/100Mbps以太网桥式/交换式控制器) PDF资料下载
参数资料
| 型号： | GT-48006A |
| 厂商： | Galileo Technology Services, LLC |
| 英文描述： | Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、双端口10/100Mbps以太网桥式/交换式控制器) |
| 中文描述： | 低成本双口10/100Mbps以太网桥/开关控制器（低成本，双端口10/100以太网桥式/交换式控制器） |
| 文件页数： | 4/33页 |
| 文件大小： | 352K |
| 代理商： | GT-48006A |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
GT-48006A Low Cost Two Port 10/100 Ethernet Bridge/Switch Controller
12
7.
GT-48006A Buffers and Queues
The GT-48006A incorporates two transmit queues for the 2 Ethernet ports and one common receive buffer area (see
Figure 1.) The receive buffers as well as the transmit queues are located in the DRAM along with the Address Table.
The GT-48006A data structure components are the following:
Receive Buffer - A common Receive Buffer area for all ports. The buffer is divided into 308 or 1008 blocks
(depending on the DRAM size) of 1.5KBytes (1536 bytes) each. Each block contains an entire packet.
Rx Empty List - A list of 308 or 1008 bits. Each bit contains the status of its appropriate receive block in the
DRAM (empty or occupied).
Tx Descriptors - A set of 2 transmit descriptor rings. Each ring contains 1024 descriptors. The descriptor size
is one 32-bit word and contains the Block Address divided by 0x600 (1.5K), the byte count and the packet type
(Multicast or Unicast).
Read/Write Pointers - 2 pairs of pointers to the transmit descriptors.
Figure 1:
GT-48006A Buffers and Queues
7.1
Rx Buffer Options
There are two modes of operation for the Rx buffers: dynamic buffer allocation and fixed buffer size. Buffer allocation
mode is selected via a RESET strapping option as shown in Table 1 on page 7.
In dynamic buffer allocation mode, each port uses receive buffers from a common pool of available buffers. There are
1008 buffers available with 2 Mbyte of DRAM, 308 buffers with 1 Mbyte.
In fixed buffer mode, each port is assigned a fixed number of receive buffers. There are 320 buffers available per port
with 2 Mbyte of DRAM, 140 buffers with 1 Mbyte.
The overflow of the Rx buffer threshold is indicated by the “Receive Buffer Full” LED in the Serial LED Interfaces. This
indication is active only in fixed buffer mode.
Read Pointer
Write Pointer
21
Byte Count Blk Addr
10 9
0
Frame #0
Frame #1
Frame #2
Receive Buffer (for all ports and PCI)
Tx Descriptors: 1024 X 3
Rx Empty List
DRAM
GT-48006
M/U
20
Frame #n
相关PDF资料 |
PDF描述 |
|---|---|
| GT-48207 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
| GT-48208 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
| GT-48212 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(带PCI接口用于R4XXX/ R5000 系列 CPUs的系统控制器) |
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000处理器的二级高速缓存控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GT482 | 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 82pF 3000V SL 5% (12 X 6mm) Radial 9.5mm 85°C |
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
发布紧急采购，3分钟左右您将得到回复。