- 您现在的位置：买卖IC网 > PDF目录371807 > HFA3860AIV (INTERSIL CORP) 3.3V 288-mc CPLD PDF资料下载
参数资料
| 型号： | HFA3860AIV |
| 厂商： | INTERSIL CORP |
| 元件分类： | 无绳电话/电话 |
| 英文描述： | 3.3V 288-mc CPLD |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP48 |
| 封装： | 7 X 7 X 1 MM, PLASTIC, TQFP-48 |
| 文件页数： | 31/39页 |
| 文件大小： | 251K |
| 代理商： | HFA3860AIV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页
2-161
CONFIGURATION REGISTER 26 ADDRESS (68h) RX LENGTH FIELD STATUS (HIGH)
Bits 7:0
This register contains the detected higher byte (bits 8-15) of the received Length Field contained in the Header. This byte
combined with the lower byte indicates the number of transmitted bits in the data packet.
CONFIGURATION REGISTER ADDRESS 27 (6Ch) RX LENGTH FIELD STATUS (LOW)
Bits 7:0
This register contains the detected lower byte of the received Length Field contained in the Header. This byte combined with
the upper byte indicates the number of transmitted bits in the data packet.
CONFIGURATION REGISTER 28 ADDRESS (70h) TEST BUS ADDRESS
Supplies address for test pin outputs and Test Bus Monitor Register
Bits 7:0
Test Bus Address = 00h
Quiet Test Bus
Test 7:0 = 00
TEST_CLK = 0
Bits 7:0
Test Bus Address = 01h
RX Acquisition Monitor
These bits sequentially go high as the signal is input. Transitions are aligned to chip boundaries.
Bits are reset after last chip of message.
Test 7 = A/DCal (Full Scale)
Test 6 = CRS, Carrier Sense
Test 5 = ED, energy detect comparator output
Test 4 = Track, indicates start of tracking and start of SFD time-out
Test 3 = SFD Detect, variable time after track start
Test 2 = Signal Field Ready, ~ 8
μ
s after SFD Detect
Test 1 = Length Field Ready, ~ 32
μ
s after SFD Detect
Test 0 = Header CRC Valid, ~ 48
μ
s after SFD Detect
TEST_CLK = Initial Detect
Bits 7:0
Test Bus Address = 02h
TX Field Monitor.
These bits sequentially go high as the signal is output. Transitions are aligned to chip boundaries. Bits
are reset after last chip of valid message.
Test 7 = A/DCal (Full Scale)
Test 6 = TXPE Internal, Inactive edge of pad TXPE delayed
Test 5 = Preamble Start
Test 4 = SFD Start
Test 3 = Signal Field Start
Test 2 = Length Field Start
Test 1 = Header CRC Start
Test 0 = MPDU Start
TEST_CLK = IQMARK, identifies symbol boundaries on IOUT and QOUT
Bits 7:0
Test Bus Address = 03h
RSSI Monitor
Test 7 = CSE Enhanced. Used in enhanced CCA dual antenna mode.
Test 6 = CSE, Carrier Sense Early (SQI CCA Only)
Test 5:0 = RSSI(5:), bit 5 is MSB, straight binary (000000 = Min, 11111 = Max)
TEST_CLK = RSSI A/D CLK, Sample RSSI(5:0) on last rising edge
Bits 7:0
Test Bus Address = 04h
SQ1 Monitor
Test 7:0 = SQ1 (7:0)
TEST_CLK = pulse after SQ is valid
Bits 7:0
Test Bus Address = 05h
SQ2 Monitor
- SQ3 output if SQ3 used for antenna diversity.
Test 7:0 = SQ2 (7:0)
TEST_CLK = pulse after SQ is valid
Bits 7:0
Test Bus Address = 06h
Correlator Lo Rate
Test 7:0 = Correlator Magnitude Lo Rate Only
TEST_CLK = Sample CLK
HFA3860A
相关PDF资料 |
PDF描述 |
|---|---|
| HFA3861AIN96 | Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No |
| HFA3861AIN | 288 MACROCELL 3.3 VOLT ISP CPLD |
| HFA3863IN | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN96 | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863 | Direct Sequence Spread Spectrum Baseband Processor(直接序列扩谱基带处理器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HFA3860AIV WAF | 制造商:Harris Corporation 功能描述: |
| HFA3860AIV96 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband |
| HFA3860B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:nullDirect Sequence Spread Spectrum Baseband Processor |
| HFA3860BIV | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HFA3860BIV WAF | 制造商:Harris Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。