- 您现在的位置：买卖IC网 > PDF目录384468 > HY5PS1G821M (Hynix Semiconductor Inc.) 1Gb DDR2 SDRAM(DDP) PDF资料下载
参数资料
| 型号： | HY5PS1G821M |
| 厂商： | Hynix Semiconductor Inc. |
| 英文描述： | 1Gb DDR2 SDRAM(DDP) |
| 中文描述： | 1G DDR2内存（铂） |
| 文件页数： | 17/79页 |
| 文件大小： | 1109K |
| 代理商： | HY5PS1G821M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
Rev. 0.2 / Oct. 2005
17
1
HY5PS12421(L)M
HY5PS12821(L)M
EMRS(2)
The extended mode register(2) controls refresh related features. The default value of the extended mode reg-
ister(2) is not defined, therefore the extended mode register(2) must be written after power-up for proper
operation. The extended mode register(2) is written by asserting low on /CS,/RAS,/CAS,/WE, high on BA1
and low on BA0, while controling the states of address pins A0~A15. The DDR2 SDRAM should be in all bank
precharge with CKE already high prior to writing into the extended mode register(2). Mode register contents
can be changed using the same command and clock cycle requirements during normal operation as long as
all bank are in the precharge state.
EMRS(2) Programming:
*1 : The rest bits in EMRS(2) is reserved for future use and all bits except A7, BA0 and BA1 must be
programmed to 0 when setting the mode register during initialization.
Due to the migration natural, user needs to ensure the DRAM part supports higher than 85
℃
Tcase tempera-
ture self-refresh entry. JEDEC standard DDR2 SDRAM Module user can look at DDR2 SDRAM Module SPD
fileld Byte 49 bit[0]. If the high temperature self-refresh mode is supported then controller can set the EMRS2
[A7] bit to enable the self-refresh rate in case of higher than 85
℃
temperature self-refresh operation. For the
lose part user, please refer to the Hynix web site(www.hynix.com) to check the high temperature self-refresh
rate availability.
EMRS(3) Programming: Reserved
*
1
*1 : EMRS(3) is reserved for future use and all bits except BA0 and BA1 must be programmed to 0 when setting
the mode register during initialization.
Address Field
Extended Mode
Register(2)
0*
1
BA
0
A
15 ~
A
13
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
0
BA
1
1
BA
2
0*
1
A
12
SRF
0*
1
0*
1
BA
0
A
15 ~
A
13
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
1
BA
1
1
BA
2
0*
1
A
12
BA1
0
0
1
1
BA0
0
1
0
1
MRS mode
MRS
EMRS(1)
EMRS(2)
EMRS(3):Reserved
A7
Hign Temp Self-refresh
Rate Enable
Enable
Disable
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| HY5PS1G821M-C4 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G821M-E3 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM-C4 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM-E3 | 1Gb DDR2 SDRAM(DDP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY5PS1G821M-C4 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP) |
| HY5PS1G821M-E3 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP) |
| HY5PS1G831AFP | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831AFP-C4 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831ALFP | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
发布紧急采购，3分钟左右您将得到回复。