- 您现在的位置：买卖IC网 > PDF目录384468 > HY5PS1G821M (Hynix Semiconductor Inc.) 1Gb DDR2 SDRAM(DDP) PDF资料下载
参数资料
| 型号： | HY5PS1G821M |
| 厂商： | Hynix Semiconductor Inc. |
| 英文描述： | 1Gb DDR2 SDRAM(DDP) |
| 中文描述： | 1G DDR2内存（铂） |
| 文件页数： | 48/79页 |
| 文件大小： | 1109K |
| 代理商： | HY5PS1G821M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
Rev. 0.2 / Oct. 2005
48
1
HY5PS12421(L)M
HY5PS12821(L)M
The procedure for existing Self Refresh requires a sequence of commands. First, the clock must be stable
prior to CKE going back HIGH. Once Self Refresh Exit command is registered, a delay equal or longer than
the tXSNR or tXSRD must be satisfied before a valid command can be issued to the device. CKE must
remain high for the entire Self Refresh exit period tXSRD for proper operation. Upon exit from Self Refresh,
the DDR2 SDRAM can be put back into Self Refresh mode after tXSRD expires.NOP or deselect commands
must be registered on each positive clock edge during the Self Refresh exit interval. ODT should also be
turned off during tXSRD.
The Use of Self Refresh mode introduce the possibility that an internally timed refresh event can be missed
when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, the DDR2 SDRAM requires
a minimum of one extra auto refresh command before it is put back into Self Refresh mode.
- Device must be in the “All banks idle” state prior to entering Self Refresh mode.
- ODT must be turned off tAOFD before entering Self Refresh mode, and can be turned on again
when tXSRD timing is satisfied.
- tXSRD is applied for a Read or a Read with autoprecharge command
- tXSNR is applied for any command except a Read or a Read with autoprecharge command.
CMD
CK
T0
T2
T1
Tm
Tn
CKE
T3
T4
T5
ODT
Self
Refresh
T6
NOP
tAOFD
CK
> = tXSNR
> = tXSRD
tRP*
Valid
tCK
tCH tCL
tIS
tIS
tIS
tIS tIH
NOP
NOP
相关PDF资料 |
PDF描述 |
|---|---|
| HY5PS1G821M-C4 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G821M-E3 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM-C4 | 1Gb DDR2 SDRAM(DDP) |
| HY5PS1G421LM-E3 | 1Gb DDR2 SDRAM(DDP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY5PS1G821M-C4 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP) |
| HY5PS1G821M-E3 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP) |
| HY5PS1G831AFP | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831AFP-C4 | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
| HY5PS1G831ALFP | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM |
发布紧急采购，3分钟左右您将得到回复。