- 您现在的位置：买卖IC网 > PDF目录299188 > HYS72T256300EP-3.7-C (QIMONDA AG) 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 PDF资料下载
参数资料
| 型号： | HYS72T256300EP-3.7-C |
| 厂商： | QIMONDA AG |
| 元件分类： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| 封装： | GREEN, RDIMM-240 |
| 文件页数： | 24/41页 |
| 文件大小： | 2780K |
| 代理商： | HYS72T256300EP-3.7-C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
HYS72T256300EP–[25F/2.5/3/3S/3.7]–C
Registerd DDR2 SDRAM Module
Internet Data Sheet
Rev. 1.0, 2007-07
30
07312007-34WH-CYDW
TABLE 20
Definitions for
I
DD
Distributed Refresh Current
t
CK = tCK.MIN., Refresh command every tRFC = tREFI interval, CKE is LOW and CS is HIGH between valid
commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.
I
DD5D
Self-Refresh Current
CKE
≤ 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are FLOATING, Data
bus inputs are FLOATING.
I
DD6 current values are guaranteed up to TCASE of 85 °C max.
I
DD6
All Bank Interleave Read Current
All banks are being interleaved at minimum
t
RC without violating tRRD using a burst length of 4. Control
and address bus inputs are STABLE during DESELECTS.
I
out = 0 mA.
I
DD7
1)
V
DDQ = 1.8 V ± 0.1 V; VDD = 1.8 V ± 0.1 V
2)
I
DD specifications are tested after the device is properly initialized and IDD parameter are specified with ODT disabled.
3) Definitions for
I
DD see Table 20
4) For two rank modules: All active current measurements in the same
I
DD current mode. The other rank is in IDD2P Precharge Power-Down
Mode
5) For details and notes see the relevant Qimonda component data sheet
6)
I
DD1, IDD4R and IDD7 current measurements are defined with the outputs disabled (IOUT = 0 mA). To achieve this on module level the output
buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.
Parameter
Description
LOW
V
IN ≤ VIL(ac).MAX, HIGH is defined as VIN ≥ VIH(ac).MIN
STABLE
Inputs are stable at a HIGH or LOW level
FLOATING
Inputs are
V
REF = VDDQ /2
SWITCHING
Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control
signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ
signals not including mask or strobes
Parameter
Symbol Note1)2)
3)4)5)
相关PDF资料 |
PDF描述 |
|---|---|
| HYS72T64300EP-3S-B2 | 64M X 72 DDR DRAM MODULE, DMA240 |
| HYS72T64400EFD-3S-B2 | 64M X 72 DDR DRAM MODULE, DMA240 |
| HZ24H2 | 24.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ5HC2 | 5.1 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ7HB3 | 7.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HYS72T256322HP | 制造商:QIMONDA 制造商全称:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules |
| HYS72T256322HP-3.7-A | 制造商:QIMONDA 制造商全称:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules |
| HYS72T256322HP-3S-A | 制造商:QIMONDA 制造商全称:QIMONDA 功能描述:240-Pin Dual-Die Registered DDR2 SDRAM Modules |
| HYS72T256420HFD-3.7-A | 制造商:QIMONDA 制造商全称:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T256420HFD-3S-A | 制造商:QIMONDA 制造商全称:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
发布紧急采购，3分钟左右您将得到回复。