- 您现在的位置：买卖IC网 > PDF目录378599 > IBIS4-A-6600 (Cypress Semiconductor Corp.) 6.6 MP CMOS Image Sensor PDF资料下载
参数资料
| 型号： | IBIS4-A-6600 |
| 厂商： | Cypress Semiconductor Corp. |
| 英文描述： | 6.6 MP CMOS Image Sensor |
| 中文描述： | 6.6万像素的CMOS图像传感器 |
| 文件页数： | 26/40页 |
| 文件大小： | 1698K |
| 代理商： | IBIS4-A-6600 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
IBIS4-A-6600
CYII4SM6600AB
ADVANCE
INFORMATION
Document Number: 001-02366 Rev. *D
Page 26 of 40
Timing Diagrams
Sequencer Control Signals
There are 3 control signals that operate the image sensor:
Sys_clock
Y_clock
Y_start
These control signals should be generated by the external
system with following time constraints to SYS_CLOCK (rising
edge = active edge):
TSETUP >7.5 ns.
THOLD > 7.5 ns.
It is important that these signals are free of any glitches.
Figure 19. Relative Timing of the 3 Control Signals
Basic Frame and Line Timing
The basic frame and line timing of the IBIS4-6600 sensor is
shown in Figure 20.
The pulse width of Y_CLOCK should be minimum 1 clock
cycle and 3 clock cycles for Y_START. As long as Y_CLOCK
is applied, the sequencer stays in a suspended state.
Both EOF and EOL can be tied to Y_START (EOF) and
Y_CLOCK (EOL) if both signals are delayed with at least 2
SYS_CLOCK periods to let the sensor run in a fully automatic
way.
T1
Row blanking time: During this period, the
X-sequencer generates the control signals to sample
the pixel signal and pixel reset levels, and start the
readout of one line. It depends on the granularity of the
X-sequencer clock (see Table 17. ).
T2
Pixels counted by pixel counter until the value of
Nrof_pixels register is reached. Pixel_valid goes high
when the internal X_sync signal is generated, in other
words when the readout of the pixels is started.
Pixel_valid goes low when the pixel counter reaches
the value loaded in the Nrof_pixels register. Eol goes
high Sys_clock cycle after the falling edge of
Pixel_valid.
T3
EOF goes high when the line counter reaches the
value loaded in the NROF_LINES register and the line
is read (PIXEL_VALID goes low).
T4
The time delay between successive Y_CLOCK pulses
needs to be equal to avoid any horizontal illumination
(integration) discrepancies in the image.
[+] Feedback
相关PDF资料 |
PDF描述 |
|---|---|
| IBM0116160 | 1M x 16 12/8 DRAM(16M位 动态RAM（带20条地址线，其中12条为行地址选通，8条为列地址选通）) |
| IBM0116160B | 1M x 16 12/8 DRAM(16M位 动态RAM（带20条地址线，其中12条为行地址选通，8条为列地址选通）) |
| IBM0116160M | 1M x 16 12/8 DRAM(16M位 动态RAM（带20条地址线，其中12条为行地址选通，8条为列地址选通）) |
| IBM0116160P | 1M x 16 12/8 DRAM(16M位 动态RAM（带20条地址线，其中12条为行地址选通，8条为列地址选通）) |
| IBM0116165 | 1M x 16 12/8 EDO DRAM(16M位 动态RAM（超页面模式读写并带20条地址线，其中12条为行地址选通，8条为列地址选通）) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBIS4-A-6600-C-2 | 制造商:Cypress Semiconductor 功能描述:IMAGE SENSOR COLOR CMOS 2210X3002PIXELS - Bulk |
| IBIS4-A-6600-M-2 | 制造商:Cypress Semiconductor 功能描述:IMAGE SENSOR MONOCHROME CMOS 2210X3002PIXELS - Bulk |
| IBIS5-A-1300-C-1 | 制造商:Cypress Semiconductor 功能描述:IMAGE SENSOR COLOR CMOS 1280X1024PIXELS 84PIN LCC - Bulk |
| IBIS5-A-1300-C-2 | 制造商:Cypress Semiconductor 功能描述:Image Sensor Color CMOS 1280x1024Pixels 84-Pin LCC 制造商:Cypress Semiconductor 功能描述:IMAGE SENSOR COLOR CMOS 1280X1024PIXELS 84PIN LCC - Bulk |
| IBIS5-A-1300-M-1 | 制造商:Cypress Semiconductor 功能描述:Image Sensor Monochrome CMOS 1280x1024Pixels 84-Pin LCC 制造商:Cypress Semiconductor 功能描述:IMAGE SENSOR MONOCHROME CMOS 1280X1024PIXELS 84PIN LCC - Bulk |
发布紧急采购，3分钟左右您将得到回复。