参数资料
型号: IDT72V3612L15PQF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: FIFO
英文描述: 3.3 VOLT CMOS SyncBiFIFO-TM 64 x 36 x 2
中文描述: 64 X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP132
封装: PLASTIC, QFP-132
文件页数: 24/25页
文件大小: 240K
代理商: IDT72V3612L15PQF
8
IDT72V3612 3.3V, CMOS SyncBiFIFOTM
64 x 36 x 2
COMMERCIALTEMPERATURERANGE
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF
SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE
IDT72V3612L12
IDT72V3612L15
IDT72V3612L20
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
fS
Clock Frequency, CLKA or CLKB
83
66.7
50
MHz
tCLK
Clock Cycle Time, CLKA or CLKB
12
15
20
ns
tCLKH
Pulse Duration, CLKA and CLKB HIGH
5–6–8–
ns
tCLKL
Pulse Duration, CLKA and CLKB LOW
5–6–8–
ns
tDS
Setup Time, A0-A35 before CLKA
↑ and B0-B35 before
4–4–5–
ns
CLKB
tENS1
Setup Time,
CSA, W/RA before CLKA
↑;CSB,W/RB
3.5
–6–6–
ns
before CLKB
tENS2
Setup Time, ENA, before CLKA
↑;ENBbeforeCLKB↑
3.5
–4–5–
ns
tENS3
Setup Time, MBA before CLKA
↑:MBBbeforeCLKB↑
3.5
–4–5–
ns
tPGS
Setup Time, ODD/
EVEN and PGA before CLKA
↑;
3–4–5–
ns
ODD/
EVEN and PGB before CLKB
(1)
tRSTS
Setup Time,
RST LOW before CLKA
↑ or CLKB↑(2)
4–5–6–
ns
tFSS
Setup Time, FS0/FS1 before
RST HIGH
4–5–6–
ns
tDH
Hold Time, A0-A35 after CLKA
↑ and B0-B35 after CLKB↑
0.5
–1–1–
ns
tENH1
Hold Time,
CSA W/RA after CLKA
↑;CSB,W/RBafter
0.5
–1–1–
ns
CLKB
tENH2
Hold Time, ENA, after CLKA
↑;ENBafterCLKB↑
1–1–1–
ns
tENH3
Hold Time, MBA after CLKA
↑;MBBafterCLKB↑
1–1–1–
ns
tPGH
Hold Time, ODD/
EVEN and PGA after CLKA
↑;
0–1–1–
ns
ODD/
EVENand PGB after CLKB
(1)
tRSTH
Hold Time,
RST LOW after CLKA
↑ or CLKB↑(2)
4–5–6–
ns
tFSH
Hold Time, FS0 and FS1 after
RST HIGH
4–4–4–
ns
tSKEW1(3)
Skew Time, between CLKA
↑ and CLKB↑ for EFA, EFB,
5.5
–8–8–
ns
FFA, and FFB
tSKEW2(3,4)
Skew Time, between CLKA
↑ and CLKB↑ for AEA, AEB,
14–14
–16–
ns
AFA, and AFB
NOTES:
1. Only applies for a clock edge that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
4. Design simulated, not tested.
Commercial: Vcc=3.3V± 0.30V; for 12ns (83MHz) operation, Vcc=3.3V ±0.15V; TA = 0
° C to +70°C; JEDEC JESD8-A compliant
相关PDF资料
PDF描述
IDT72V3612L20PF 3.3 VOLT CMOS SyncBiFIFO-TM 64 x 36 x 2
IDT72V3612L20PQF 3.3 VOLT CMOS SyncBiFIFO-TM 64 x 36 x 2
IDT72V3624L10PF 3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
IDT72V3624L15PF 3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
IDT72V3626L10PF 3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
相关代理商/技术参数
参数描述
IDT72V3612L20PF 功能描述:IC FIFO 64X36X2 20NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V3612L20PF8 功能描述:IC FIFO 64X36X2 20NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V3612L20PQF 功能描述:IC FIFO 64X36X2 20NS 132QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V3613L12PF 功能描述:IC FIFO CLOCK 64X36 12NS 120TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF
IDT72V3613L12PF8 功能描述:IC FIFO CLOCK 64X36 12NS 120TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K(16K x 18) 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP(14x14) 包装:托盘 其它名称:72271LA10PF