- 您现在的位置：买卖IC网 > PDF目录11568 > IDT82V2108BB (IDT, Integrated Device Technology Inc)IC FRAMER T1/J1/E1 8CH 144-BGA PDF资料下载
参数资料
| 型号： | IDT82V2108BB |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 285/292页 |
| 文件大小： | 0K |
| 描述： | IC FRAMER T1/J1/E1 8CH 144-BGA |
| 标准包装： | 10 |
| 控制器类型： | T1/E1/J1 调帧器 |
| 接口： | 并联 |
| 电源电压： | 2.97 V ~ 3.63 V |
| 电流 - 电源： | 160mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA |
| 供应商设备封装： | 144-PBGA（13x13） |
| 包装： | 托盘 |
| 其它名称： | 82V2108BB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页第265页第266页第267页第268页第269页第270页第271页第272页第273页第274页第275页第276页第277页第278页第279页第280页第281页第282页第283页第284页当前第285页第286页第287页第288页第289页第290页第291页第292页
IDT82V2108
T1 / E1 / J1 OCTAL FRAMER
Functional Description
82
March 5, 2009
3.16
HDLC TRANSMITTER (THDLC)
The HDLC data insertion is performed in this block. The HDLC
Transmitters #1, #2 and #3 in E1 mode or the HDLC Transmitter #1 and
#2 in T1/J1 mode ESF format of each framer operate independently.
3.16.1
E1 MODE
Three HDLC Transmitter blocks are provided for each framer to
transmit a HDLC link. Before selecting the HDLC link, the TXCISEL (b3,
E1-0AH) should be set to ‘1’. Thus, the configuration of Link Control and
Bits Select registers (addressed from 028H to 02DH) is for THDLC. The
THDLCSEL[1:0] (b5~4, E1-00AH) select one of the three HDLC control-
lers to be accessed by the microcontroller. The #2 and #3 blocks can
also be disabled by setting the V52DIS (b3, E1-007H). The functionality
of the HDLC link can be defined as the follows:
1. Set the DL_EVEN (b7, E1-028H or b7, E1-02AH or b7, E1-
02CH) and/or the DL_ODD (b6, E1-028H or b6, E1-02AH or b6, E1-
02CH) to select the even and/or odd frames (the even frames are FAS
frames while the odd frames are NFAS frames);
2. Set the DL_TS[4:0] (b4~0, E1-028H or b4~0, E1-02AH or b4~0,
E1-02CH) to select the time slot of the assigned frame or to set the
TS16_EN (b5, E1-028H) to define TS16 of the assigned frame (this
HDLC link can only be set in the #1 block and is enabled when the CCS
is selected by the SIGEN [b6, E1-040H] and the DLEN [b5, E1-040H]);
3. Set the DL_BIT[7:0] (b7~0, E1-029H or b7~0, E1-02BH or b7~0,
E1-02DH) to select the bit of the assigned time slot.
Thereafter, the HDLC packet will replace the data on the assigned
data link. All the functions of the selected HDLC Transmitter block are
realized only if the EN (b0, E1-050H) is set to logic 1; otherwise, all ones
will be transmitted on the assigned data link.
A normal HDLC packet (refer to Figure 5) is started with a 7E (Hex)
flag, then the HDLC data is transmitted. Before closing, two bytes of
CRC-CCITT frame check sequences (FCS) are added if the CRC (b1,
E1-050H) is enabled. The HDLC packet is closed with another 7E flag.
However, if the FLGSHARE (b7, E1-050H) is set, the closing flag of the
current HDLC packet and the opening flag of the next HDLC packet are
shared.
A FIFO buffer is used to store the HDLC data written to the TD[7:0]
(b7~0, E1-055H). The UTHR[6:0] (b6~0, E1-051H) set the upper thresh-
old of the FIFO. When the data exceeds the fill level, the data will be
transmitted. The opening flag will be prepended before the data auto-
matically. The transmission will not stop until the entire HDLC data is
transmitted and the data in the FIFO is below the upper threshold. The
end of the current entire HDLC frame is set by the EOM (b3, E1-050H).
When it is set, the HDLC data should be transmitted even if it does not
exceed the upper threshold of the FIFO. The FCS, if enabled, will be
added before the closing flag automatically. Zero stuffing is automatically
performed to the serial output data when there are five consecutive ones
in the HDLC data or in the FCS. A 7F (Hex) abort sequence which deac-
tivates the current HDLC packet can be inserted anytime the ABT (b2,
E1-050H) is set. When the ABT (b2, E1-050H) is set, the current byte in
the TD[7:0] (b7~0, E1-055H) is still transmitted, and then the FIFO is
cleared and the 7F abort sequence is transmitted continuously. The low
threshold of the FIFO can be set in the LINT[6:0] (b6~0, E1-052H),
which should always be less than the value of the UTHR[6:0] (b6~0, E1-
051H). The FIFO can be cleared anytime the FIFOCLR (b6, E1-050H) is
set. Flags (7E) will consecutively be transmitted when there is no HDLC
data to be transmitted if the data link is activated.
Four interrupt sources can be derived from this block.
1. When the data in the FIFO is empty or less than the setting in the
LINT[6:0] (b6~0, E1-052H), the BLFILL (b5, E1-054H) will indicate. A
transition from logic 0 to 1 on the BLFILL (b5, E1-054H) will cause a
logic 1 in the LFILLI (b0, E1-054H). The interrupt on the INT pin will
occur when the LFILLE (b0, E1-053H) is enabled;
2. When the data in the FIFO reaches its maximum capacity - 128
bytes, the FULL (b6, E1-054H) will be set for indication. A transition from
logic 0 to 1 on the FULL (b6, E1-054H) will cause a logic 1 in the FULLI
(b3, E1-054H). The interrupt on the INT pin will occur when the FULLE
(b3, E1-053H) is enabled;
3. When the FIFO has already been filled with 128 bytes and new
data is still written to it, the FIFO will overflow and the OVRI (b2, E1-
054H) will be set for indication. The interrupt on the INT pin will occur
when the OVRE (b2, E1-053H) is enabled.
4. When the transmission is in process and it is out of data to be
transmitted in the FIFO, the FIFO is underrun and the UDRI (b1, E1-
054H) will be set for indication. The interrupt on the INT pin will occur
when the UDRE (b1, E1-053H) is enabled.
3.16.2
T1/J1 MODE
In the SF format, there is no HDLC link.
In the ESF format, two HDLC Transmitter blocks (#1 and #2) are
employed for each framer to transmit the HDLC link. Before selecting
the HDLC link, the TXCISEL (b3, T1/J1-00DH) should be set to ‘1’.
Thus, the configuration of the Link Control and Bits Select registers
(addressed from 070H to 071H) is for THDLC. Selected by the
THDLCSEL[1:0] (b5~4, T1/J1-00DH), registers in one of the two HDLC
Transmitter blocks are accessible to the microprocessor. The #1 block
transmits the HDLC link in the DL of F-bit (its position is shown in the
Table 4). The #2 block transmits the HDLC link in a channel and its posi-
tion is selected as follows:
1. Set the DL2_EVEN (b7, T1/J1-070H) and/or the DL2_ODD (b6,
T1/J1-070H) to select the even and/or odd frames;
2. Set the DL2_TS[4:0] (b4~0, T1/J1-070H) to select the channel of
the assigned frame;
3. Set the DL2_BIT[7:0] (b7~0, T1/J1-071H) to select the bit of the
assigned channel.
All the functions of the selected HDLC Transmitter block are real-
ized only if the EN (b0, T1/J1-034H) is enabled; otherwise, all ones will
be transmitted on the assigned data link.
The structure of the HDLC packet (refer to Figure 5) is the same as
it is described in the E1 mode. When the FLGSHARE (b7, T1/J1-034H)
is set, the closing flag of the current HDLC and the opening flag of the
next HDLC are shared.
A FIFO buffer is used to store the HDLC data written to the TD[7:0]
(b7~0, T1/J1-039H). The UTHR[6:0] (b6~0, T1/J1-035H) limit the upper
threshold of the FIFO. When the data exceeds the fill level, the data will
be transmitted. The opening flag will be added before the data automati-
cally. The transmission will not stop until an entire HDLC frame is trans-
mitted and the data in the FIFO is below the upper threshold. The end of
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16LF1936T-I/MV | IC MCU 8BIT 14KB FLASH 28UQFN |
| VI-25K-IX-S | CONVERTER MOD DC/DC 40V 75W |
| IDT82V2108PXG | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| VI-254-IX-S | CONVERTER MOD DC/DC 48V 75W |
| IDT82V2108PX | IC FRAMER T1/J1/E1 8CH 128-PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82V2108BBG | 功能描述:IC FRAMER T1/J1/E1 8CH 144-BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| IDT82V2108PX | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| IDT82V2108PX8 | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| IDT82V2108PXG | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| IDT82V2108PXG8 | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
发布紧急采购，3分钟左右您将得到回复。