参数资料
型号: ISL6306IRZ-T
厂商: Intersil
文件页数: 29/33页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 40-QFN
标准包装: 4,000
PWM 型: 电压模式
输出数: 1
频率 - 最大: 275kHz
占空比: 66.7%
电源电压: 4.75 V ~ 5.25 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 40-VFQFN 裸露焊盘
包装: 带卷 (TR)
ISL6306
------------------- > f 0
Case 1:
1
2 π LC
C 2
R C = R FB ---------------------------------------
0.75V
2 π V P-P R FB f 0
2 π f 0 V P-P LC
IN
0.75V IN
C C = --------------------------------------
R C
C C
COMP
FB
C 1
------------------- ≤ f 0 < ------------------------------
R C = R FB ----------------------------------------------
0.75 V
Case 2:
1 1
2 π LC 2 π C ( ESR )
V P-P ( 2 π ) 2 f 02 LC
IN
(EQ. 33)
R 1
R FB
IDROOP
VDIFF
C C = ---------------------------------------------------------------
P-P R FB LC
( 2 π ) 2 f 2 V
0.75V IN
0
FIGURE 20. COMPENSATION CIRCUIT FOR ISL6306 BASED
CONVERTER WITHOUT LOAD-LINE
REGULATION
f 0 > ------------------------------
Case 3:
1
2 π C ( ESR )
The first step is to choose the desired bandwidth, f 0 , of the
compensated system. Choose a frequency high enough to
0.75 V IN ( ESR )
2 π V P-P R FB f 0 L
R 1 = R FB -----------------------------------------
C 1 = -----------------------------------------
( 2 π ) 2 f 0 f HF LCR FB V P-P
V P-P ? 2 π ? f 0 f HF LCR FB
R C = ---------------------------------------------------------------------
? 2 π f
HF LC – 1 ?
?
0.75 V
2 π f 0 V P-P L
R C = R FB ------------------------------------------
0.75V IN ( ESR ) C
C C = -------------------------------------------------
In Equation 33, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V PP is the peak-to-
peak sawtooth signal amplitude as described in Figure 7 and
“Electrical Specifications” on page 8.
The optional capacitor C 2 , is sometimes needed to bypass
noise away from the PWM comparator (see Figure 20). Keep
a position available for C 2 , and be prepared to install a high-
frequency capacitor of between 22pF and 150pF in case any
leading-edge jitter problem is noted.
Once selected, the compensation values in Equation 33
assure a stable converter with reasonable transient
performance. In most cases, transient performance can be
improved by making adjustments to R C . Slowly increase the
value of R C while observing the transient performance on an
oscilloscope until no further improvement is noted. Normally,
C C will not need adjustment. Keep the value of C C from
Equation 33 unless some performance issue is noted.
COMPENSATION WITHOUT LOAD-LINE REGULATION
The non load-line regulated converter is accurately modeled
assure adequate transient performance but not higher than
1/3 of the switching frequency. The type-III compensator has
an extra high-frequency pole, f HF . This pole can be used for
added noise rejection or to assure adequate attenuation at
the error-amplifier high-order pole and zero frequencies. A
good general rule is to choose f HF = 10f 0 , but it can be
higher if desired. Choosing f HF to be lower than 10f 0 can
cause problems with too much phase shift below the system
bandwidth.
In the solutions to the compensation equations, there is a
single degree of freedom. For the solutions presented in
Equation 34, R FB is selected arbitrarily. The remaining
compensation components are then selected according to
Equation 34.
C ( ESR )
LC – C ( ESR )
LC – C ( ESR )
R FB
0.75V IN
C 2 = ---------------------------------------------------------------------
2
? ?
?
IN
0.75V IN ? 2 π f
( 2 π ) 2 f 0 f HF LCR FB V P-P
as a voltage-mode regulator with two poles at the LC
resonant frequency and a zero at the ESR frequency. A
type III controller, as shown in Figure 20, provides the
?
? HF LC – 1 ?
C C = ---------------------------------------------------------------------
(EQ. 34)
necessary compensation.
29
In Equation 34, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V P-P is the peak-to-
peak sawtooth signal amplitude as described in Figure 7 and
“Electrical Specifications” on page 8.
FN9226.1
May 5, 2008
相关PDF资料
PDF描述
ISL6726AAZ-T IC REG CTRLR ISO PWM CM 20-QSOP
ISL6565BCBZ IC REG CTRLR BUCK PWM VM 28-SOIC
ISL6565ACBZ IC REG CTRLR BUCK PWM VM 28-SOIC
AEB475M2WL32T-F CAP ALUM 4.7UF 450V 20% SMD
AEB336M2CL32T-F CAP ALUM 33UF 160V 20% SMD
相关代理商/技术参数
参数描述
ISL6307ACRZ 功能描述:IC REG CTRLR BUCK PWM VM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6307ACRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6307AIRZ 功能描述:IC REG CTRLR BUCK PWM VM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6307AIRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6307BCRZ 功能描述:软开关 PWM 控制器 W/ANNEAL 6-PHS VR11 CNTRLR COM RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel