参数资料
| 型号： | ISL6323CRZ |
| 厂商： | Intersil |
| 文件页数： | 22/36页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR PWM MONO 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ISL6323
the channel firing order and timing for 2-phase operation
(see “PWM Operation” on page 13 for details). If Channel 4
and/or Channel 3 are disabled, then the corresponding
.
PWMn and ISENn+ pins may be left unconnected.
Soft-Start Output Voltage Targets
Once the POR and Phase Detect blocks and enable
comparator are satisfied, the controller will begin the
V NB
400mV/DIV
V CORE
400mV/DIV
soft-start sequence and will ramp the CORE and NB output
voltages up to the SVI interface designated target level if the
controller is set SVI mode. If set to PVI mode, the North
Bridge regulator is disabled and the core is soft started to the
level designated by the parallel VID code.
EN
5V/DIV
TDA
TDB
VDDPWRGD
5V/DIV
SVI MODE
Prior to soft-starting both CORE and NB outputs, the
ISL6323 must check the state of the SVI interface inputs to
determine the correct target voltages for both outputs. When
the controller is enabled, the state of the VFIXEN, SVD and
SVC inputs are checked and the target output voltages set
for both CORE and NB outputs are set by the DAC (see
only change if the EN signal is pulled low or after a POR
reset of VCC.
Soft-Start
The soft-start sequence is composed of three periods, as
shown in Figure 13. At the beginning of soft-start, the DAC
immediately obtains the output voltage targets for both
outputs by decoding the state of the SVI or PVI inputs. A
100μs fixed delay time, TDA, proceeds the output voltage
rise. After this delay period the ISL6323 will begin ramping
both CORE and NB output voltages to the programmed DAC
level at a fixed rate of 3.25mV/μs. The amount of time
required to ramp the output voltage to the final DAC voltage
is referred to as TDB, and can be calculated as shown in
Equation 19.
100μs/DIV
FIGURE 13. SOFT-START WAVEFORMS
Pre-Biased Soft-Start
The ISL6323 also has the ability to start up into a
pre-charged output, without causing any unnecessary
disturbance. The FB pin is monitored during soft-start, and
should it be higher than the equivalent internal ramping
reference voltage, the output drives hold both MOSFETs off.
Once the internal ramping reference exceeds the FB pin
potential, the output drives are enabled, allowing the output to
ramp from the pre-charged level to the final level dictated by
the DAC setting. Should the output be pre-charged to a level
exceeding the DAC setting, the output drives are enabled at
the end of the soft-start period, leading to an abrupt correction
in the output voltage down to the DAC-set level.
Both CORE and NB output support start up into a
pre-charged output.
OUTPUT PRECHARGED
ABOVE DAC LEVEL
V DAC
TDB = ------------------------------
3.25 × 10
– 3
After the DAC voltage reaches the final VID setting,
VDDPWRGD will be set to high.
(EQ. 19)
OUTPUT PRECHARGED
BELOW DAC LEVEL
V CORE
400mV/DIV
EN
5V/DIV
100μs/DIV
FIGURE 14. SOFT-START WAVEFORMS FOR ISL6323-BASED
MULTIPHASE CONVERTER
22
FN9278.5
May 17, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| LD6806CX4/22H,315 | IC REG LDO 2.2V .2A 4WLCSP |
| 2256-18L | POWER CHOKE 27UH MOLDED AXIAL |
| 160MXC2200MEFCSN35X45 | CAP ALUM 2200UF 160V 20% SNAP-IN |
| 420MXG330MEFCSN30X35 | CAP ALUM 330UF 420V 20% SNAP-IN |
| 35MXC22000MEFCSN30X50 | CAP ALUM 22000UF 35V 20% SNAP-IN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6323CRZR5285 | 制造商:Intersil Corporation 功能描述: |
| ISL6323CRZ-T | 功能描述:IC HYBRID CTRLR PWM MONO 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323EVAL1Z | 功能描述:EVAL BOARD 1 FOR ISL6323 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6323IRZ | 功能描述:IC HYBRID CTRLR PWM MONO 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323IRZ-T | 功能描述:IC HYBRID CTRLR PWM MONO 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。