参数资料
| 型号： | ISL6324ACRZ |
| 厂商： | Intersil |
| 文件页数： | 36/40页 |
| 文件大小： | 0K |
| 描述： | IC HYBRID CTRLR PWM DUAL 48QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页
ISL6324A
high-frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
R T = 10
[ 10.61 – ( 1.035 ? log ( f S ) ) ]
1k
(EQ. 56)
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor AC ripple current (see “Interleaving” on
capacitor ESR equal to I C(P-P ) (ESR). Thus, once the output
capacitors are selected, the maximum allowable ripple
voltage, V P-P(MAX) , determines the lower limit on the
inductance.
100
– N ? V OUT ? ? V OUT
? V
L ≥ ESR ? --------------------------------------------------------------------
? IN ?
f S ? V IN ? V P – P ( MAX )
(EQ. 53)
10
10k
100k
1M
10M
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
Δ V MAX . This places an upper limit on inductance.
Equation 54 gives the upper limit on L for the cases when
the trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 55
SWITCHING FREQUENCY (Hz)
FIGURE 25. R T vs SWITCHING FREQUENCY
Input Capacitor Selection
The input capacitors are responsible for sourcing the AC
component of the input current flowing into the upper
MOSFETs. Their RMS current capacity must be sufficient to
handle the AC component of the current drawn by the upper
MOSFETs which is related to duty cycle and the number of
active phases.
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
0.3
I L(P-P) = 0
I L(P-P) = 0.25 I O
I L(P-P) = 0.5 I O
I L(P-P) = 0.75 I O
evaluated, and L should be selected based on the lower of
the two results. In each equation, L is the per-channel
inductance, C is the total output capacitance, and N is the
number of active channels.
0.2
L ≤ --------------------------------- ? Δ V MAX – ( Δ I ? ESR )
2 ? N ? C ? V O
( Δ I ) 2
(EQ. 54)
L ≤ ----------------------------- ? Δ V MAX – ( Δ I ? ESR ) ? ? V IN – V O ?
( Δ I ) 2
1.25 ? N ? C
Switching Frequency
? ?
(EQ. 55)
0.1
There are a number of variables to consider when choosing the
switching frequency, as there are considerable effects on the
upper MOSFET loss calculation. These effects are outlined in
the switching frequency. The lower limit is established by the
requirement for fast transient response and small output-
Choose the lowest switching frequency that allows the
regulator to meet the transient-response requirements.
Switching frequency is determined by the selection of the
frequency-setting resistor, R T . Figure 25 and Equation 56
are provided to assist in selecting the correct value for R T .
36
0
0 0.2 0.4 0.6 0.8 1.0
DUTY CYCLE (V O/ V IN )
FIGURE 26. NORMALIZED INPUT-CAPACITOR RMS CURRENT
vs DUTY CYCLE FOR 4-PHASE CONVERTER
For a 4-phase design, use Figure 26 to determine the
input-capacitor RMS current requirement set by the duty
cycle, maximum sustained output current (I O ), and the ratio
of the peak-to-peak inductor current (I L(P-P) ) to I O . Select a
bulk capacitor with a ripple current rating which will minimize
the total number of input capacitors required to support the
RMS current calculated.
The voltage rating of the capacitors should also be at least
1.25x greater than the maximum input voltage. Figures 27
and 28 provide the same input RMS current information for
FN6880.2
May 14, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| 1782-83J | COIL RF 430UH MOLDED UNSHIELDED |
| LT1529CT-5#PBF | IC REG LDO 5V 3A TO220 |
| 2150-20K | COIL RF 6.8UH MOLDED UNSHIELDED |
| 2150-18K | COIL RF 5.6UH MOLDED UNSHIELDED |
| LT1529CT#PBF | IC REG LDO ADJ 3A TO220 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6324ACRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE+NORTHBRIDGE, PROG PSI, 3.4MHZ SVI - Rail/Tube 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
| ISL6324ACRZ-T | 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6324ACRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT., CORE + NORTHBRIDGE, PROG PSI, 3.4MHZ SVI, 5 - Tape and Reel 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
| ISL6324AIRZ | 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6324AIRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE + NORTHBRIDGE, PROG PSI, 3.4MHZ S - Rail/Tube 制造商:Intersil Corporation 功能描述:IC HYBRID CTRLR PWM DUAL 48QFN |
发布紧急采购，3分钟左右您将得到回复。